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Abstract
For more electric transportation applications, power density of the power electronic converters
becomes the key issue because of the limited space and carrier capability. This dissertation studies
three-level converter in aircraft application. The research focuses on design of high power density
three-level inverter emphasizing on passive reduction through novel modulation and control,
paralleling and interleaving strategy, filter modeling and design optimization.
First, understanding harmonic characteristics in a power converter is critical for passive design
and reduction. Harmonic calculation models of three-level neutral point clamped inverter with
space vector modulation are developed. The impact of interleaving angle on dc and ac side
harmonics and EMI harmonics is comprehensively studied considering multiple impact factors
and optimal interleaving angle ranges to reduce these harmonics is derived.
Second, low frequency circulating currents need to be suppressed in paralleled inverters. To
increase inverter system power density, a space vector modulation is proposed for paralleled threelevel inverters to reduce common-mode voltage and switching loss in addition to suppress the low
frequency circulating current.
Third, high frequency circulating currents are suppressed by coupled inductors in parallel
interleaved inverters. To reduce the coupled inductor size and weight, carrier based PWM method
to achieve minimum flux for coupled inductor in interleaved three-level inverters is proposed.
Fourth, to reduce the required EMI filter, one approach is reducing EMI noise. The inverter and
filter topology for common-mode noise reduction in three-level inverter is investigated. Fourthleg topology is applied to three-level inverter for common-mode noise reduction. An impedance
balancing circuit filter topology is proposed to reduce both dc and ac side common-mode noise for
iv

motor drive system.
Fifth, to reduce the required EMI filter, another approach is filter design optimization. Spectrum
concept is introduced for CM inductor saturation analysis and design optimization. CM inductor
flux density model is developed and multiple impact factors are investigated. An improved CM
filter design procedure is proposed to avoid over-design or under-design of CM inductor.
Last, design and demonstration of a 1 MW three-level inverter with cryogenic cooling is
presented which provides guidance for high power three-level inverter design and cryogenic power
converter design.
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1. Introduction

1.1 Application Background
Electrical power is utilized more and more in transportation applications. In aircraft applications,
the trend is more electric aircraft (MEA) in last a few decades. Different from conventional aircraft
where several types of energy including mechanical, electrical, hydraulic, and pneumatic energy
are used, MEA replaces the major parts driven by nonelectric power with pure electrical systems.
This can eliminate the heavy and costly nonelectric components, and thus bring various benefits
in efficiency, weight, maintenance costs, reliability, and emissions. The electric power rating keeps
increasing as large aircraft is developing towards MEA as shown in Fig. 1-1 [227]. Electrical
system in aircraft covers power generation to power distribution, energy storage for emergency
power supply or electrical loads. All these are realized through power converters such as inverters,
rectifiers, and choppers. Power converters are the key units to process the electrical power. Fig. 12 [227] shows an example of an aircraft electric network with industrial power converters. Power
converters has also been utilized for propulsion purpose. As envisioned by NASA and Boeing,
high power inverters (5 to 20 MW) will be a key enabler for future aircraft based hybrid electric
or electric propulsion [1]. One notional diagram of a hybrid system using a combination of a
turbine-driven generator and a battery for the energy source is shown in Fig. 1-3 [1], and the
notional inverter system boundary is shown in Fig. 1- 4 [1].

1

Fig. 1-1. Evolution of MEA [227].

Fig. 1-2. Example of an aircraft electric network with power converters [227].

2

Fig. 1-3. Notional power system configuration [1].

Fig. 1-4. Inverter System boundary and interfaces [1].
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For aircraft applications [2-3], power density becomes the key issue because of the limited
space and carrier capability. The introduction of fast switching power semiconductor devices has
greatly improved the efficiency, size, and weight of the power converters. However, the switching
actions of power converters generate harmonics which need to be suppressed to meet power quality
(PQ) and electromagnetic compatibility (EMC) requirements. Passive components are inserted
into power converter systems to suppress undesired harmonics. Fig. 1-5 shows a typical inverter
fed motor drive for aircraft propulsion. Passive filters such as dc and ac side EMI filters, dc-link
capacitors, and coupled inductors for paralleled inverters are inserted to the inverter system. The
passives largely increase the power electronics size and weight [4-6]. For a motor drive system
with EMI filter added to both ac and dc sides, the filters usually take more than 50% of the total
system weight [26-27] and become the main barrier for achieving high power density of the
inverter fed motor drive in aircraft applications. It is a big challenge for power electronics to design
and integrate the power converters and filters together to achieve high power density.

Cable
&
Motor
DC EMI
Filter

DC-link
Cap

Coupled
Inductor

3L-NPC

Fig. 1-5. Inverter fed motor drive system for aircraft propulsion.
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1.2 Multilevel Topology and Modulation
Multilevel converters have several advantages when compared to two-level converters, and are
promising to achieve higher power density [7-11]. First, each switch has smaller voltage stress,
and low rated devices with low loss can be used. Second, the switching noise and EMI emission
are reduced due to the smaller dv/dt. Third, the output voltage/current has lower harmonics.
Because of the advantages of multilevel converters, this topology has been evolving for decades
and numerous variations has been invented [12-18]. In general, there are four major categories for
the multilevel converter family as shown in Fig. 1-6. The first and second categories, flying
capacitor (FC) and the neutral point clamped (NPC) converter, were invented in early 1980’s as
shown in Fig. 1-7. The cascade topology as the third category is first reported in 1980’s as well as
shown in Fig. 1-8. Then, within the last three decades, it has been widely used in high power
applications. This evolved in 2000’s when the modular multilevel converter (MMC) topology was
proposed for even higher voltage and power rating. The fourth category of hybrid topology is a
combination and mixture of the other three categories.

Multilevel VSI

Flying Capacitor (FC)

Neutral Point
Clamped (NPC)

Cascaded

Hybrid

Stacked FC

Diode Clamped

Cascaded H Bridge
(CHB)

NPC+CHB

Active Clamped

Asymmetric CHB

Cascade NPC
Bridge

T-type

Modular Multilevel
Converter (MMC)

ANPC+FC

Fig. 1-6. Classification of multilevel converter topologies.
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Fig. 1-7. Subdivisions of NPC and FC topologies.

(a) CHB

(b) MMC

Fig. 1-8. Subdivisions of cascaded topologies.
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Modulation Methods

Carrier Based

Space Vector Based

2D SVM

Low Freq.
Modulation

3D SVM

SHE/SHM

High Freq.
Modulation
Phase Shift
PS-PWM

Mixed Freq.
Modulation

Level Shift

Hybrid

PD
POD
APOD

Fig. 1-9. Classification of modulation strategies for multilevel converter.

The modulation is tightly connected with the topology for multilevel converters, and it largely
determines the system performance. The categories of the modulation strategies are shown in Fig.
1-9. There are two major groups of modulations. One is the space vector based and the other is
carrier based.
Space vector modulation is based on three-phase systems [21-22]. The different switching states
for the three-phase multilevel converter can be mapped to a space vector hexagon. The voltage
reference can also be mapped to the hexagon, and it can be synthesized in various manners by the
space vectors, or the switching status. For a three-level converter, each phase leg has three
switching states, and the three-phase system has 27 switching states, which corresponds to 19
space vectors in the hexagon. There are redundant switching states for some vectors, which can be
used as freedom to achieve certain control objectives. For a converter with higher level, there will
be a large number of space vectors. The higher level provides more redundant switching states for
control freedom. But it also has higher computation cost for the reference voltage locating and the
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vector selection from a large number of candidates. For this reason, the SVM is not realistic for
implementation when the level goes high. But it is extremely suitable for three-level NPC topology
since the calculation is not complex.
Low frequency modulation is based on staircase synthesis [23]. Sinusoidal voltage waveform
can be represented by stacking multiple two-level square waves. Hence, this modulation is usually
applied to cascaded topology with high level number.
Carrier based high frequency modulation is classified to two categories. One is the phase shifted
modulation and the other one is level shifted modulation [23-24]. For the phase shift (PS)
modulation, the carrier for each cell has a phase shift with other carriers. The specific phase shift
angle is 180° divided by the module numbers. All the modules in a phase leg have the same
switching pattern. The switching frequency and switching loss for each module is therefore
naturally balanced. Another benefit for this modulation is the high equivalent switching frequency
at the output, which equals to the switching frequency for each carrier times the cell numbers. The
more cells in the phase leg, the higher switching frequency and lower THD at its output.
Consequently, the phase shift method is especially suitable for CHB and MMC topology.
Another carrier based method is the level shifted modulation. The carrier waves shift their level
with respect to the reference wave. There are three types of level shifting methods: phase
disposition (PD), phase opposite disposition (POD), and alternative phase opposite disposition
(APOD). For the PD method, all the carriers are in the same phases. For POD method, all the
positive carriers are in phase with each other, so does the negative carriers. But the positive and
negative carriers are in phase opposite with each other. For APOD method, all the carriers are in
phase opposite with each other. The level shift modulation generates different switching frequency
and switching pattern for different cell. The inner cells have lower switching frequency and
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switching loss than the outer cells. The switching pattern and loss distribution is influenced by the
modulation index. From the THD point of view, the level shift modulation has higher THD than
the phase shift modulation. The THD comparison for all the carrier based high frequency
modulation gives the following sequence for THD from low to high: PS<PD<APOD<POD. The
level shift method is not as advantageous as the phase shift method for the cascade topology. But
it is often used on the NPC topology since it has unbalanced loss and switching pattern for each
device. Each carrier modulates one switch in the phase leg. It is a simple way to modulate one
NPC phase leg compared with SVM method.
The mixed frequency modulation is the mixture of low frequency and high frequency
modulation [25]. The concept is to use different switching frequencies for different cells in the
system according to their voltage ratings. Therefore, it is suitable for hybrid multilevel topologies.

1.3 EMI Noise and EMI Filters
The generation of EMI noise is an inherent problem of power converters. During the modulation
and switching, other than the energy generated at needed frequency, different harmonics will also
be generated at different frequencies that can interfere with other equipment through the physical
connections and become conducted EMI noise. Fig. 1-10 shows the noise propagation in a power
inverter system. The power inverter (DUT) is used to process the energy from source to load. The
source could be a dc power supply, dc voltage bus or an active front end, and the load could be a
motor or grid, or RL load. The line impedance stabilization network (LISN) is required to measure
and compare the EMI noise per all conducted emissions standards. To analyze the EMI noise and
design EMI filters, the conducted emissions can be separated into two types: common-mode (CM)
and differential mode (DM). The CM noise flows in the same direction and then returns through a
9

common ground. The DM noise flows between the power ports of the converters.
In aircraft applications, the EMI noise can be harmful to other electronics systems on the aircraft
such as the communication, navigation and surveillance systems. EMI emissions is limited by
specified regulations to protect these systems. Fig. 1-11 shows the dc and ac side EMI limits
defined in DO-160 standards for different categories of equipment.

Fig. 1-10. EMI noise propagation path in a power inverter system.

Fig. 1-11. EMI standards in DO-160.
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EMI filters are usually added to the inverter system to suppress the EMI noise and thus to meet
EMI standards. Typical EMI filters have one or several stages of inductors and capacitors to create
the impedance mismatch between the power converter and load/source to block or bypass EMI
noise. In conventional EMI filter design, the CM filter and DM filter are designed separately
according to the CM and DM bare noise [28]. Typical LC filters are selected. Assuming ideal
inductors and capacitors are used without influence from parasitic components, the attenuation
performance of one stage LC filter features a slope of 40 dB/dec. The bare noise of either CM or
DM needs to be measured and compared with standard at first. The part of noise higher than the
EMI standards is the part of noise requiring attenuation. Based on the required attenuation, LC
filter corner frequency can be determined.

1.4 Literature Review
1.4.1 Space Vector Selection for Three-Level Inverter
For the three-level inverter, each phase leg is equivalent to a 1 pole triple-throw switch that
connects to the positive, negative or neutral dc bus. As shown in Fig. 1-12 [32], there are a total of
27 switching states, corresponding to 19 space vectors. Among them, there are six long vectors,
six medium vectors, six small vectors and one zero vector. The small and zero vectors have
redundant switching states. For the space vector modulation method, the selection of the redundant
switching states is the key to achieve different control objectives such as the neutral point (NP)
voltage balance [29-34], switching loss reduction [35-36], or common-mode noise reduction [3742].
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Fig. 1-12. Circuit and space vector diagram for three-level NPC inverter [32].

The principle to achieve the three control objectives by selecting the redundant switching states
in three-level modulation is illustrated as follows:
(1) Neutral point voltage balance
For the neutral point clamped (NPC) converter, the dc link is separated by several capacitors,
each of which provides one output voltage level. For the three-level NPC converter, the two
capacitor voltages must be balanced. Otherwise, the output voltage is distorted and harmonics are
increased. The NP balance can be achieved by modulation method. The four types of vectors have
different influence on neutral point voltage. By defining the neutral point voltage imbalance as the
difference between the bottom and top cell capacitor voltage ∆ =
different vectors can be analyzed as shown in Fig. 1-13.
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−

, the influence of

Fig. 1-13. Circuit diagram for vectors and the influence on NP voltage [32].

The analysis takes the first sector as an example. For the long vectors in Fig. 1-13(a), both the
top and bottom capacitors are connected in the circuit. There is no neutral current so the two
capacitors are charged or discharged by the same current. Consequently, the long vectors do not
create any neutral point voltage imbalance. For the medium vector in Fig. 1-13(b), the top and
bottom capacitors are connected in the circuit as well. However, there is neutral current in the
circuit, and the two dc capacitors are charged or discharged by different current. The medium
vectors create imbalance and are the source for the neutral point voltage variation. For the small
vectors in Fig. 1-13(c), the two switching states for the small vector connect different dc-link
capacitors in the circuit but with the same charging or discharging phase current. If phase current
is more than zero, vector ONN reduces

and increases ∆

while POO reduces

and

decreases ∆ . If the phase current is less than zero, the result is just the opposite. Hence, the two
switching states for one small vector have an opposite influence on the neutral point voltage and
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this is the basis to balance the neutral point voltage.
There are three approaches to select the small vectors for NP balance. The passive balancing
method alternately uses the two switching states in a pair in each switching cycle. Since the
influence of the two states are opposite, the neutral point voltage can be balanced naturally. This
method does not need to sense the neutral point voltage and phase current. Also it does not cause
extra switching events and related loss in the switching cycle. But the balancing result largely
relies on the power factor. Also, it can only work under a balanced three-phase system and the
balancing result is poor under system dynamics.
The active balance scheme uses both switching states for the small vector in each switching
cycle. The control objective is to achieve a zero neutral point charge in one switching cycle so that
∆ returns to the initial value after the switching cycle. For each small vector, the two switching
states are used with different duty cycle to achieve zero NP charge. The charge is calculated by
sensing the phase current and knowing the duty cycle of each vector. The active scheme has good
balancing result within one switching cycle. However, it uses both two switching states for each
small vector in the switching cycle. The transition between the two switching states inevitably
introduces extra switching events.
Compared with the active balance scheme which uses both switching states and tries to balance
NP voltage in every switching cycle, the hysteresis balance scheme balances the NP voltage in two
or more switching cycles by using only one switching state for the small vector in each switching
cycle. The selected small vector moves the neutral point voltage to the opposite direction of the
imbalance. In each switching cycle, the neutral point voltage ∆ is sensed together with the threephase current. The switching state for the small vector is selected based on ∆ and the phase
current direction. If ∆ is positive at the beginning of the switching cycle, the switching state is
14

selected to decrease the NP voltage. In the next switching cycle, if ∆ is reduced to a negative
value, then the other switching state for the same small vector is used to increase NP voltage. If
one cycle is not enough to control the NP voltage, this method will use the same switching state
continuously for several cycles to control the NP voltage. This method is robust to the system
dynamics because it has neutral voltage feedback. The NP balancing result is not as good as that
of the active scheme since the neutral point voltage is controlled back and forth around zero. The
NP voltage also has a strong harmonic component at half of the switching frequency. But this
method can still achieve NP balance within several switching cycles. It has the benefit of having
the least switching events because it only uses one switching state in each switching cycle.
(2) Switching loss reduction
The basic principle for this control objective is to clamp the phase leg for a certain period of
time, so that the phase leg with the largest current can avoid switching. Thus, switching loss can
be reduced. There are some variations on the clamping methods, and they are similar to the DPWM
for the two-level converter. The phase leg can be clamped for 60° or 30° in a line cycle. Each leg
can be clamped to positive, negative or neutral dc bus.
The most commonly used DPWM method for both two-level and three-level converter is the
60° DPWM that clamps each phase leg for 60° around its voltage reference peak. This method can
avoid the phase leg switching in the vicinity of its maximum voltage reference. The space vector
hexagon division for this method is shown in Fig. 1-14(a). The hexagon is equally divided into six
sectors. Each sector is center aligned to the peak or valley of the phase leg reference voltage as
shown in Fig. 1-14(b). The shaded areas on the voltage reference waveform are the clamped period.
By properly selecting the switching states for the small vector, each phase leg is clamped to P or
N in consecutive 60° area.
15

Fig. 1-14. Space vector hexagon and voltage reference for 60° DPWM.

(3) Common-mode voltage reduction
Besides the NP voltage ripple and switching loss, the common mode voltage can also be
reduced or even eliminated by the redundant small vector selection. For the three-phase system,
the CM voltage is defined as one third of the summation of the three phase output voltage. The
CM voltage generated by the different types of vectors can be calculated. The long vectors generate
±1/6

CM voltage. The medium vectors generate no CM voltage. For the small vectors, the

two switching states generate different CM voltage. They give either ±1/6
voltage. For the zero vectors, they generate either ±1/2
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or ±1/3

or zero CM voltage.

CM

Fig. 1-15. Two methods for CM voltage reduction.

There are two modulations to reduce CM voltage. The CM elimination method (CME) can
totally avoid CM noise generated by the modulation. It only uses the medium vectors and the zero
vector OOO since they do not generate any CM voltage. The vector diagram for this method is
shown in Fig. 1-15 (a). By using only the medium and zero vectors, this method can totally
eliminate the CM voltage. However, the dc link voltage utilization rate is reduced. The radius for
the reference vector is reduced from 1 to√3/2. This method also loses the benefit of the nearest
three vectors. Each phase leg has more switching events and higher switching loss associated with
the switching. Additionally, due to the influence of the dead-time, the CM noise cannot be totally
eliminated. Another method is the CM reduction method (CMR). This method uses the nearest
three vectors to synthesize the reference, and the switching state of small vectors with smaller CM
voltage ±1/6

is selected as shown in Fig. 1-15(b). This method reduces the CM voltage

amplitude by half and also has the benefit of reduced switching loss compared to continuous PWM
method.
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1.4.2 Harmonic Reduction through Parallel Interleaving
The use of paralleled three-phase PWM converters dates back to the late 1980s in motor drive
and uninterruptable power supply (UPS) applications [43-44]. By phase shifting the carriers of the
paralleled converters, i.e. interleaving, the total voltage and current ripple at the ac terminal due to
PWM switching can be reduced. As a result, the size and weight of passive components such as
the dc-link capacitors and EMI filters can be reduced.
The time domain analysis shows that ripple current cancellation effect exists when interleaving
is applied [45-46]. However, the analysis in time domain lacks insight. It is difficult to investigate
the impact of interleaving angle on harmonics reduction, especially if there are more than two
converters in the paralleling system. As a result, conventional symmetric interleaving is used, in
which the carrier waves of each converter are phase shifted by 1/N switching cycle for N paralleled
converters.
Frequency domain analysis is more effective for understanding the harmonics characteristics.
Harmonics generated by PWM can be determined using double Fourier integral analysis. Much
study has been conducted on the harmonics analysis of two-level and three-level converters [4752]. Frequency domain analysis has also been used to investigate the impact of interleaving on
paralleled converter systems [53-65]. The output harmonics cancellation effect of interleaving N
converters has been theoretically confirmed. Impact of interleaving on harmonic voltages and
currents on the ac and dc side of paralleled converters are analyzed. The impact of the nonconventional asymmetric interleaving is also discussed.
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1.4.3 Circulating Current Reduction in Paralleled Inverters
Circulating current issue exists for paralleled three phase converters due to the hardware and
control difference between paralleled converters. The circulating current can be classified into two
groups by frequency. One is the low frequency components related to fundamental frequency,
which can be limited by control. The other one is the high frequency components related to
switching frequency, which is out of the control bandwidth and can only be limited by passive
components.
Much research has been conducted on circulating current suppression, both in control and
passive components. The conventional method is to use separate power supplies [44], [66-68], or
isolated transformer [45], [69-72]. Adding additional power supplies or the line-frequency
transformer make the paralleling converter system bulky and expensive. Another method of
passive components is to use coupled inductor and CM inductor to provide high impedance in the
loop to suppress circulating current [73-77]. However, this method is not effective to suppress the
low frequency circulating current.
Control methods need to be used for suppressing the low frequency circulating current [78-91].
[78-81] mainly focus on the circulating current on the d-q axis, which is also called load sharing
control. The control of zero sequence circulating current (ZSCC) on the zero axis are discussed in
[82-85] for two-level inverters. Ye et al. [83] proposed a method to control the low frequency
ZSCC by adjusting the dwell time of zero space vectors. Furthering this study, the dead-beat
control was proposed to improve the performance of ZSCC control [88]. With a similar concept,
the ZSCC is controlled by adjusting the injected zero sequence signal to the modulation for the
carrier based pulse width modulation (PWM) [89-92]. Nonlinear control methods were also
proposed to reduce ZSCC [93-94], however, this algorithm was too complicated to be implemented
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in practical applications.
The method to control the low frequency ZSCC is to adjust the averaged zero-sequence voltage
(AZSV) generated by the paralleled inverters. This method is also applied to ZSCC suppression in
paralleled three-level inverters. In [95], the ZSCC of paralleled T-type inverters is modeled, a
proportional-integral (PI) controller and a modified LCL filter are applied to reduce low frequency
and high frequency ZSCCs, respectively. In [96], ZSCC suppression of paralleled three-level Ttype inverters with three-limb inductors was discussed. The periodical ZSCC jumps was observed
and eliminated, and the grid voltage feedforward control is adopted to eliminate starting current
jumps. In [97], the deadbeat control is also applied to three-level inverters to achieve better control
performance when the paralleled inverters have different parameters. In [98], a large, medium,
small and zero vector modulation (LMSZVM) method is proposed which reduce the ZSCC and
the common-mode voltage (CMV) simultaneously. This modulation method is equivalent to the
phase opposition disposition PWM (PODPWM) for carrier based PWM [99]-[100].
1.4.4 EMI Noise Reduction Methods
EMI filters are inserted in power converters to provide enough EMI noise attenuation and thus
pass EMI standards. EMI filters usually take more than 50% of the total inverter system size and
weight in aircraft motor drive system where both dc and ac side need to pass EMI standards.
Generally, two approaches can be considered for EMI filter size and weight reduction. The first
approach is to reduce the EMI noise in the power converter system. The second approach is to
optimize EMI filter design. In this section, the advanced method for EMI noise reduction are
reviewed and briefly illustrated.
(1) Switching frequency selection
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Switching frequency is a key design parameter for power converters. Generally, increasing
switching frequency will reduce passive components weight and increase switching device power
loss. Therefore, for a specific application, there would be an optimal switching frequency. When
considering the EMI filter, the relationship between the switching frequency and the filter may not
be linear due to the noise spectrum and the standard requirement. Fig. 1-16 shows the required
filter corner frequency (a two-stage filter with 80 dB attenuation is assumed) versus the switching
frequency based on the DO-160 standards [101]. The non-linear relationship indicates that higher
switching frequency does not necessarily lead to higher filter corner frequency. A higher corner
frequency is desirable since it indicates a smaller filter. There are some preferred switching
frequencies (such as 40 kHz, 140 kHz or above 500 kHz) as can be seen in Fig. 1-16. Some
literature [102-103] pointed out that the weight of an inductor is not only determined by the
inductor value but also related with the volt-second on the inductor. Switching frequency selection
needs to avoid amplifying the volt-second on the CM or DM inductor.

Fig. 1-16. EMI filter corner frequency versus switching frequency [101].
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In addition to selecting an optimized fixed switching frequency, random PWM (RPWM) can be
used to further reduce EMI noise. The principle of RPWM is to spread the energy concentrated
around the harmonics of the switching frequency to a wider frequency range to reduce the EMI
noise peak [104-111].
(2) Modulation method
Modulation schemes determine the noise source of the conducted EMI. Many efforts have been
made on modulation scheme optimization for CM noise reduction.
For two-level inverters, the main idea is reducing the CM voltage from

/2 to

/6

through avoiding zero vectors. Among these modulation schemes, the active zero state pulse width
modulation (AZSPWM) and near state pulse width modulation (NSPWM) are usually preferred
[112] – [115]. AZSPWM is a variation for SVPWM but inverses the aligment of the mediumlength duty and reduces the CM voltage peak to be ±Vdc/6. Similarly, NSPWM is a variation for
DPWM and reduces both the switching loss and CM voltage, but it could not work with a low
modulation index. Fig. 1-17 shows the four typical PWM methods’ gate logic and the
corresponding CM voltage.
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Fig. 1-17. Gate logic and CM voltage for (a) SVPWM, (b) DPWM (clamped to positive bus), (c)
DPWM (clamped to negative bus), (d) AZSPWM, (e) NSPWM.

For three-level three phase inverters, the two modulation method to reduce CM voltage and CM
noise – CME and CMR methods – are illustrated in section 1.41 [37-42].
(3) Active/hybrid filters
Active/hybrid filter is a promising alternative of the bulky passive filter. Active filters are
mainly based on the detection-injection concept where the raw noise, either voltage or current, is
sensed using direction detection circuitry, then a reversed noise, either current or voltage, is
injected back to ensure the output line current is less noisy. Usually the active filter reduces low
frequency EMI noise, and the passive filter reduces high frequency EMI noise. The total size and
weight of active filter and passive filters could be much smaller than a conventional passive EMI
filter. A considerable amount of research has been conducted on active/hybrid filters in different
applications such as dc-dc converters, motor drives and electric vehicles [116-134]. In [120], four
23

basic circuit configurations for current cancellation were classified and compared. In [121], a
generalized analysis of active EMI filter topologies was conducted. The converter insertion loss
and stability issues were discussed in [129-131]. Hybrid EMI filters were evaluated and
implemented in motor drive systems [122-126]. Digital active filters were applied to a microinverter module and a dc/dc converter in [127-128]. DM active filter was used in boost power
factor correction ac-dc converters [134].
Fig. 1-18 and Fig. 1-19 show the implementation of CM active filters [117]. In Fig. 1-18, the
voltage between the neutral point and the dc bus is sensed using resistors and injected to the dc
side through a CM transformer. There is a disadvantage for the CM noise voltage cancellation in
high voltage applications. The transformer’s primary side inductor cannot be small to avoid large
magnetizing current. Then the inductance of the secondary side will be large due to the high turn
ratio of the voltage transformer. So the voltage transformer’s weight/size will be big.

Fig. 1-18. Implementation of feedforward CM noise voltage cancellation [117].
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Fig. 1-19. Implementation of feedforward CM noise current cancellation [117].

Fig. 1-20. Comparison of the measured CM noise [117].

In Fig. 1-19, a current transformer is used to sense CM noise current on the dc bus. The
cancellation current is then injected to the common ground via injection capacitor. The
transformer’s primary winding has only one turn. Hence, the current transformer’s weight and size
is much smaller than that of the voltage transformer. Passive filter is usually used together with
the active filter to reduce high frequency noise and to reduce the

/

of the CM current so that

active filter can work properly. Fig. 1-20 shows the measured CM noise using hybrid filter with
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current feedforward cancellation [117]. Around 50 dB attenuation is achieved by the active filter
at the first noise peak.
(4) Special inverter and filter topology
Some special inverter topologies were proposed for CM voltage and CM noise reduction in
previous literature such as four phase-leg inverters and balanced inverters [142-151]. The fourthleg topology was first used by Julian et al. [145] to reduce CMV and CM noise. A fourth-leg and
a fourth phase LC filter are inserted into the two-level inverter as shown in Fig. 1-21. The zero
vector is not used in the modulation to achieve zero CMV. Compared to two-level inverters, little
attention has been paid to the fourth-leg for three-level inverters. An auxiliary leg is added to the
NPC inverter to produce the compensating voltage for CMV reduction through a four-winding
transformer in [149]. However, an additional dc source and a CM transformer are required. A
multi-level fourth-arm circuitry is used and connected to the induction motor neutral point through
an isolation capacitor to eliminate the bearing current in NPC inverter based motor drive in [150].
The CMV reduction of four-leg T-type grid-tied inverter is illustrated in [151]. However, the PWM
method is carrier based, and the control strategy cannot achieve zero CMV.
Some special filter topologies are proposed for motor drive applications. The CM noise in the
dc and ac side of a dc-fed motor drive system are coupled, which makes the filter design more
complicated. Adding EMI filter on one side will change the propagation impedance and EMI noise
level on both sides. However, on the other hand, it provides the opportunity to use connecting ac
and dc filetr topology to supress EMI noise. One method is connecting the ac and dc mid-point. A
filter topology which connectes the ac DM capacitor mid-point and the dc link capacitor mid-point
in motor drive system was propoaed in [135-138]. The influence of this method on EMI noise
reduction is analyzed in [137]. Fig. 1-22 shows the filter topology [137]. This method confines the
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CM noise within the converter and supresses both ac and dc side CM noise.
Another method is using impedance balancing technique. In [139], an impedance balancing
circuit is presented to reduce CM EMI noise of dc-dc converters by creating a balanced impedance
bridge around the CM voltage source of the converter. This method is then applied to single-phase
boost PFC converters [140]. The impedance balancing circuit was first introduced to dc-fed motor
drive system in [141]. An impedance bridge is formed by adding a Lr-Rr-Cr branch from the
inverter ac output to dc input as shown in Fig. 1-23 [141]. In the EMI frequency range, the
impedance of

,

is much smaller than

, impedance

is much smaller than

, motor

CM impedance is modeled as capacitance 1, and device parasitic impedance is modeled as 2,
so the CM current in LISN branch is zero if equation

/

= 1/ 2 is met. The impedance

balancing circuit can effectively reduce CM noise in the low EMI frequency range. However, the
high frequency CM noise reduction performance is limited due to the impact of parasitics of the
components in the impedance balance bridge. Moreover, this topology is only suitable for motor
drive system where only dc side needs EMI filters.

Fig. 1-21. Four leg two-level inverter with second order filter and motor load [145].
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Fig. 1-22. Filter topology - connecting ac and dc mid-points [137].

Fig. 1-23. Filter topology - impedance balancing circuit in motor drive system [141].
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1.4.5 EMI Filter Modeling and Design Optimization
As discussed in last section, the second approach for EMI filter size and weight reduction is
filter design optimization. In this section, the EMI filter modeling and design optimization are
reviewed and briefly illustrated.
Design of EMI filters for power converters has been traditionally done using trial and error
methods which cannot ensure the optimal EMI filter design. However, over the last few decades,
several modeling methodologies have been published for extracting EMI models of power
converters.
For the noise source modeling, the subintervals of switching actions were considered in [152],
and [155] simplified the switching devices as equivalent voltage and current sources. [152] further
approximated the source impedance using impedance masking concept. The unterminated
behavior model was applied in [153-154]. The impact of dv/dt switching speed on EMI were
investigated theoretically and experimentally in IGBT, SiC, GaN converters [156-160]. Generally,
this impact is above tens of MHz, mainly in radiated noise range.
For the passive EMI filters modeling, several efforts have been made in literature from
modeling of the inductor’s parasitic capacitance [161-165], impedance characteristics and
equivalent circuit considering the frequency-dependent behavior [161, 166-172] and currentdependent flux density nonlinearity [169, 173-177] of magnetic cores, and thermal resistance [178179]. Inductive coupling and capacitive coupling of passive components in a multi-components
filter are considered as key factors degrading filter performance. However, theoretical modeling is
difficult due to the invisible and multi-branch coupling path strongly related to component
geometry and dimensions. The finite element method (FEM), method of moments (MOM), finite
difference time domain (FDTD), and partial element equivalent circuit (PEEC) based solutions are
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presented to predict coupling impedance [180-182].
Parasitic reduction techniques and winding scheme techniques to improve filter high frequency
attenuation performance were explored. In [183-187], equivalent parallel capacitance cancellation
for CM choke and DM inductor was illustrated. In [188-189], PCB trace length was controlled to
form a negative coupling inductance to offset the ESL of capacitor branch. In [186, 190], inductive
coupling mitigation for two stage DM capacitors by adding an extra opposite winding on a film
capacitor were presented. The winding schemes’ impact on parasitic capacitance of inductor and
its optimization were reported in [163-165, 191-197].
EMI filter design considerations for dc-fed motor drive system were illustrated in [198-204].
Design optimization on CM and DM inductor physical implementation were also investigated
where all design variables such as winding turns, wire size, core material and geometry, flux
density, and temperature rise are controllable to find the optimized result in terms of efficiency,
size, weight and cost [204-215].

1.5 Research Challenges
From literature review results, significant effort has been made on increasing inverter system
power density through modulation and control methods, paralleling and interleaving topology,
EMI modeling and filter design optimization. However, there are still a lot of unknown knowledge
and unsolved issues and for design of high power density three-level inverter fed motor drive. The
main challenges are summarized as follows.
(1) Understanding the harmonic characteristics in power inverters is critical for passives design
and reduction. However, there is still a lack of analytical models to analyze different harmonics
(dc and ac side harmonics, EMI harmonics) in three-level NPC inverters with space vector
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modulation. How interleaving angle impacts these harmonics and how to optimize interleaving
angle to reduce these harmonics for three-level inverters are also unknown.
(2) Paralleling and interleaving two-level converters and associated circulating current
suppression methods are well studied. However, knowledge regarding paralleling and interleaving
three-level inverters has not been fully explored. Modulation methods to achieve multiple control
objectives in addition to circulating current control for paralleled three-level inverter have not been
investigated. Coupled inductor flux minimization and design optimization for interleaved threelevel inverters are not studied.
(3) EMI noise reduction methods for three-level inverter and for motor drive systems that
requires both dc input side and ac output side EMI filters has not been fully explored.
Comprehensive CM inductor flux modeling, analysis and filter design optimization for three-level
inverter has not been conducted.
Addressing these issues, this dissertation will propose new method and provide new knowledge
on modulation and control, paralleling and interleaving strategy, EMI noise reduction and filter
design optimization for three-level inverters, aiming at increasing the power density of three-level
inverter for aircraft application.

1.6 Dissertation Organization
The dissertation is organized as follows:
Chapter 1 introduces the application backgrounds of this research and reviews the research
activities in the corresponding areas including modulation methods for three-level inverters,
harmonics and circulating current reduction in paralleled and interleaved inverters, EMI noise
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reduction and EMI filter modeling and design optimization.
Chapter 2 presents the modeling and reduction of harmonics in paralleled three-level inverters.
Analytical harmonic calculation models for three-level NPC inverter with space vector modulation
are developed. The optimal interleaving angle ranges to reduce the ac and dc side harmonics and
EMI harmonics considering multiple impact factors for parallel interleaved three-level inverters
are thoroughly studied.
Chapter 3 investigates circulating current control and reduction in paralleled three-level
inverters. A space vector modulation which reduces the circulating current, common-mode voltage,
and switching loss simultaneously for paralleled three-level inverters is proposed.
Chapter 4 analyzes the flux linkage of coupled inductor in parallel interleaved three-level
inverters. Carrier based PWM method to achieve minimum flux linkage for the coupled inductor
is proposed.
Chapter 5 studies the inverter and filter topology for CM EMI noise reduction for a three-level
inverter. First, the fourth-leg inverter topology is applied to three-level inverter to reduce CM noise.
Second, an impedance balancing circuit filter topology is proposed to reduce both the dc and ac
side CM noise for an inverter-fed motor drive.
Chapter 6 presents the modeling and design optimization of CM inductor in a three-level
inverter. First, the spectrum concept is introduced for CM inductor analysis and optimization.
Second, CM inductor flux density model considering multiple impact factors is developed, and an
improved filter design procedure is proposed to CM inductor over-design and under-design.
Chapter 7 presents the design and demonstration of a MW three-level inverter with cryogenic
cooling. Power device and magnetics characterization at cryogenic temperature, inverter system
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design to fit cryogenic cooling and achieve high power density, MW inverter prototype and
cryogenic cooling system building and testing results are demonstrated.
Chapter 8 presents the conclusion and future work.
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2. Harmonic Modeling and Interleaving Angle Optimization to
Reduce Harmonics for Paralleled Three-Level Inverters
Compared with two-level converters, three-level converters have reduced voltage stress for
devices, lower output current harmonics, and reduced EMI noise. Paralleling three-level converters
is gaining popularity as it allows higher power rating or an increase in system reliability. In
addition, by phase-shifting the carriers of the paralleled converters, i.e. interleaving, the switching
frequency harmonics can be reduced, as a result, the size and weight of passive components such
as the dc-link capacitors and EMI filters can be reduced. This chapter presents the modeling,
analysis, and reduction of harmonics in paralleled and interleaved three-level NPC inverters with
SVM. The analytical models for harmonics calculation of three-level NPC inverter with SVM are
developed. The impact of interleaving angle on ac and dc side harmonics and EMI harmonics are
comprehensively studied and optimal interleaving angle ranges to reduce these harmonics are
derived consider multiple impact factors.

2.1 Analytical Model for Harmonic Calculation of Three-Level SVM
2.1.1 Three-Level SVM
The popular three-level SVM – NTSV scheme – is shown in Fig. 2-1. The NTSV scheme uses
all the redundant switching states of small vectors as shown in Fig. 2-1. Fig. 2-1 also shows the
PWM sequences of NTSV in all subsectors of sector I. NTSV will be used as an example to
develop analytical models and to conduct harmonic analysis in this chapter.
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Fig. 2-1. Vectors of NTSV and the PWM sequences of sector I.

Different from two-level SVM, the sector is determined by both the reference angle and
amplitude for three-level SVM. To better illustrate the harmonic calculation of three-level SVM,
here three regions are defined as (2-1) based on the modulation index range.
region 1:

≤

1
√3

; region 2:

1
√3

<

≤

2
2
; region 3: <
3
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2
√3

(2 − 1)

M is the modulation index which is defined as
=

/(
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Fig. 2-2. Two sub-sector boundary angles in sector I, (a) region 2, (b) region 3.

The voltage reference will go through a full circle for a fundamental period. When the reference
is in region 1, it will only go through subsector 1 of sector I. When the reference is in region 2, it
will go through sector I from subsector 1 to subsector 3 and then back to subsector 1. When the
reference is in region 3, it will go through sector I from subsector 2 to subsector 3 and then to
subsector 4. The cases in other sectors are the same. In both region 2 and region 3, the reference
will go through different subsectors. For calculation purpose, two subsector boundary angles are
defined as

and

as shown in Fig. 2-2. When in region 2, the boundary angles are calculated

as (2-3). When in region 3, the boundary angles are calculated as (2-4).
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2.1.2 Analytical Model for AC Voltage Harmonic
The spectrum of pulse width modulated phase leg voltage can be expressed as (2-5).
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Here, m and n are the carrier baseband integer indices, respectively. The carrier and fundamental
angular frequency are represented by

and

, respectively.

(a)

(b)

Fig. 2-3. (a) Three-level PD PWM carrier waveform, (b) the unit cell contour plot.
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For carrier based PWM, Fig. 2-3(a) shows the three-level phase disposition (PD) PWM carrier
waveform, and the unit cell contour plot is shown in Fig. 2-3(b) when the sinusoidal reference
is ( ) =

. Then, the harmonic coefficient
(

1
=
2

can be determined as (2-6).

)

−

(

)

+

−
(

(

2

)

)

)

+

−

+

(

2

2

(

2

)

+

−
(

(

2

)

)

(

)

(2 − 6)

SVM is functionally equivalent to carrier based PWM. The basic idea to derive the analytical
solution for three-level SVM is to re-define the integral limits in (2-6) by taking account of the
fact that the reference is no longer the pure sinusoidal but is now made up of several segments
across a full fundamental cycle.
For NTSV scheme shown in Fig. 2-1, in sector I subsector 2, the equivalent reference is the
average of the applied vector volt-second, and is calculated as (2-7). Then the inner integral limits
can be determined as (2-8). The integral limits in other subsectors can be determined similarly.
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Table 2-1. Double Fourier Integral Limits of NTSV in Region 3 (Sector I, II, II)
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Table 2-2. Double Fourier Integral Limits of NTSV in Region 2 (Sector I, II, III)
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Table 2-3. Double Fourier Integral Limits of NTSV in Region 1 (Sector I, II, II)
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For different regions, as the reference will go through different subsectors, the equivalent
reference and double Fourier integral limits will be different. Table 2-1 summarizes the integral
limits of sector I, sector II, and sector III in region 3. The integral limits for region 2 and region 1
are shown in Table 2-2 and 2-3 [216-218].
Dead-time will impact the harmonics amplitude. As the dead-time
system (2% of the switching period

is small in the studied

), its impact on harmonics is very small and can be

neglected. For applications where dead-time is relatively large and needs to be considered, the
inner integral limits shown in Table 3-1 should be modified by adding a term 2

/

on the

rising or falling edge according to the polarity of output current. For simplicity, dead-time effect
is shown in the models.
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2.1.3 Analytical Model for DC Side Current Harmonic of NPC Inverter
Fig. 2-4 depicts the switching pattern and the current paths of the two dc-link capacitors of a
( ) of a three-level NPC inverter is a

three-level active NPC inverter. The positive line current

combination of ac output currents and the uppermost switch

. The ac output current can be

considered as sinusoidal if THD is small. Hence, the frequency domain expression of switched
current of phase A in the dc side can be derived as (2-9). Here,
.

function of the uppermost switch

represents the switching

and ∅ are the amplitude of the phase output current

and the power factor angle, respectively.
The harmonic coefficient of switching function

is expressed as

the switching pattern, the double Fourier integral limits of

. According to

is similar as the derived phase

output voltage model in Table 2-1. The difference is that, the function ( , ) is equal to 1 instead
of

/2 for the positive half cycle, and ( , ) is equal to zero instead of −

half cycle. Then,

/2 for the negative

can be determined, which is asymmetric in a fundamental cycle. This

actually causes the input current frequency domain characteristics to be quite different from twolevel inverter case. As

is determined, transforming (2-9) back to the time domain, the

Fourier series of switched current of phase A in dc side and harmonic coefficient

are

represented as (2-10).
( )=

( )=

2

+

+

( )⨂

( )=

[

cos(

[

2

∅

)+

cos(

( −

sin(

+

)+
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∅
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,
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∅

,

The contribution of phase B and phase C switched currents to the dc side current can be
calculated similarly. Then, the harmonic coefficient

of

( ) is derived by summing all three
( ) is similar as

phases as (2-11). The harmonic spectrum of negative line current

( ) harmonics can be calculated based on (2-12).

symmetry, and the neutral line current
( )=

( )⨂

( )+
=

−

P

( )=

( ),

( )−

=

( ),

( )⨂

( )+

1 + 2 cos

2
3

( )=

S1H & S3H
S1H
S3H

P

iL

O
S3L

S2L

iC2(t)

S2L

S1L

N
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(2 − 11)
( )=− ( )−

ip(t)

ineu(t)
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iA(t)
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iB(t)

idc
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Fig. 2-4. Switching pattern and current path of a three-level active NPC.
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To illustrate the difference of the dc side current harmonics between a three-level NPC inverter
and a two-level inverter, the dc side current characteristics of the two-level inverter is briefly
discussed. The dc side current spectrum of a two-level inverter with SVM is calculated, and the
main components are shown in Fig. 2-5. The dc input current spectrum has the dc component, odd
order carrier harmonic components such as

±3 ,

± 9 , and even order carrier harmonic

components such as 2 , 2 ± 6 . Since the 1st carrier harmonic does not exist, the 2nd carrier
harmonic is the dominant component.
Then, based on the derived model, the dc side current spectrum of NPC converter is calculated
and illustrated in Fig. 2-6. Fig. 2-6(a) shows the positive/negative line current spectrum, and Fig.
2-6(b) is the neutral line current spectrum. Unlike the spectrum of a two-level inverter, the
positive/negative line current has dc component, third order harmonics, and

±3

carrier

harmonics for both odd order and even order carrier harmonics. The neutral line current does not
have dc component, but it has third harmonics, odd order carrier harmonic components such as

,

± 6 , and even order carrier harmonics components such as 2 ± 3 , 2 ± 9 . The third
harmonic and all the carrier harmonics have doubled amplitude compared to the positive/negative
line current harmonics. The 1st carrier harmonic is the dominant component. The difference of dc
side current harmonic characteristics between a two-level inverter and a three-level NPC inverter
is caused by the NPC structure. The existence of the neutral line actually decouples the positive
line and negative line current. Thus, more sideband harmonics exist in the NPC inverter.
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fc-3fo fc+3fo
fc-9fo
fc+9fo

2fc-6fo

2fc+6fo
f

Fig. 2-5. Dc side current spectrum of a two-level inverter with SVM when PF=1.
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(b)
Fig. 2-6. Dc side current spectrum of a three level NPC inverter with NTSV when PF=1, (a)
positive/negative line current, (b) neutral line current.
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2.2 Impact of Interleaving on AC Voltage and DC side Current Harmonics
The impact of interleaving angle on ac side voltage and dc side current harmonics of parallel
interleaved three-level NPC inverters is studied in this section. For two interleaved inverters, if the
interleaving angle of inverter 2 is

with respect to inverter 1, the harmonic amplitude of two

interleaved inverters output can be determined as (2-13). From (2-13), it is obvious that
interleaving can reduce the amplitude of the output harmonics.

,

=

1
(
2

,

+

) =

,

cos

2

(2 − 13)

2.2.1 Impact of Interleaving Angle on AC Voltage WTHD
The weighted total harmonic distortion (WTHD) is a commonly used figure of merit to size the
power filter requirements in the ac output side and is used for interleaving angle optimization.
With the developed models, the ac side line voltage harmonics WTHD is calculated as a function
of modulation index and interleaving angle. The results are shown in Fig. 2-7. From Fig. 2-7,
interleaving angle range around 90° is optimal to minimize WTHD for different modulation
indexes. As the dominant high frequency components in the line voltage are the 2nd carrier
harmonic sidebands 2 ±

, 90 ° interleaving angle eliminate the 2nd carrier harmonic and

sideband and thus significantly reduce WTHD.
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Fig. 2-7. Ac side line to line voltage WTHD versus interleaving angle (
20

= 400

,

=

).

2.2.2 Impact of Interleaving Angle on DC-link Capacitor RMS Current
Based on the spectrum analysis, the dc side current of three-level NPC inverter has both low
frequency and high frequency components. The low frequency components can be controlled if
there is front-end converters, or closed-loop control, and is not impacted by interleaving angle.
The high frequency components is the result of PWM switching and must be handled by dc-link
capacitors. Dc-link capacitors are usually a weak point in the system and determine system
reliability due to the thermal issues related to ripple current flowing through the capacitors. The
capacitor high frequency ripple current rms value is used as the figure of merit for interleaving
angle optimization. From Fig. 2-4(b) and relationship shown in (2-12), the high frequency
harmonics in the positive/negative line will flow through the dc-link capacitor.
With the developed models in section 2.1 and (2-13), the normalized dc-link capacitor high
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frequency ripple current rms value is calculated as a function of modulation index, interleaving
angle, and power factor. The results are shown in Fig. 2-8. The optimal interleaving angle range
for dc-link capacitor ripple current rms is highly dependent on power factor and modulation index.
The results show different trends compared to the interleaved two-level inverters.
When the modulation index is high and power factor is high, the minimum dc-link capacitor
ripple current rms value can be achieved when the interleaving angle range is around 180°. This
can be expected as the 1st carrier harmonic exists and is the dominant high frequency component
in the dc-link capacitor current, and 180° interleaving angle will totally eliminate the 1st carrier
harmonic and its sidebands.
When the modulation index is high and power factor is low, the minimum dc-link capacitor
ripple current rms value can be achieved when the interleaving angle range is around 90°. This is
because the 2nd carrier harmonic sidebands become the dominant high frequency component, and
90° interleaving angle will eliminate the 2nd carrier harmonic and its sidebands.
When the modulation index is low (in region 1), the dc-link capacitor ripple current rms value
shows a complicated variation trend when the interleaving angle varies. This is because both the
1st and 2nd and high order carrier harmonic sidebands are dominant in this case.
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(a)

(b)
Fig. 2-8. Dc side dc-link capacitor ripple current RMS value versus interleaving angle (
400

,

= 20

=

), (a) PF=1, (b) PF=0.

2.3 Impact of Switching Frequency and Interleaving on EMI Harmonics
EMI filters are required in power converters to suppress the EMI harmonics and thus pass EMI
standards. The size and weight of an EMI filter can be indicated by EMI filter corner frequency.
A higher EMI filter corner frequency usually indicates a smaller filter. The impact of switching
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frequency and interleaving angle on EMI filter corner frequency are analytically derived in this
section.
2.3.1 Relationship between Switching Frequency and EMI Filter Corner Frequency
As the harmonics of ac side output phase voltage is calculated above, the EMI noise source for
both common-mode and differential-mode voltages can be determined as (2-14) and (2-15).

=

+

+
3

=

1
3

cos(

+

=

) 1 + 2 cos

2
3

(2 − 14)

(2 − 15)

−

EMI filter corner frequency is actually determined by a certain EMI noise peak. The motor
drive system in aircraft application is investigated. For CM noise, the motor CM impedance can
be simply modeled as a capacitor. EMI noise currents need to meet DO-160 standards. The LISN
schematic defined in DO-160 standards is shown in Fig. 2-9(a). The CM equivalent circuit for the
CM noise propagation path is derived as shown in Fig. 2-9(b).

L

L/2

5uH

C2
10 uF

C1
0.1uF

R2
0.7 Ω

R1
50 Ω

2C2
R2/2

(a)

2C1
R1/2

(b)

Fig. 2-9. (a) LISN used in DO-160 standards, (b) CM equivalent circuit.
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Cmotor

As the EMI noise source and noise propagation path impedance are determined, and EMI
standards are given, the required CM noise attenuation can be determined as (2-16).

(

where

)

(

)

,

(

)

(

= 20

)

(
)

,

(

× 10

)

−

, and

)

(

)

(

+ Margin

(2 − 16)

are the noise current required

attenuation, EMI standards defined noise current limit level, CM noise voltage, and CM noise
propagation path impedance at a certain frequency

, respectively.

After the required noise attenuation is calculated and the EMI filter type is selected, the noise
peak frequency

which determines the EMI filter corner frequency can be identified with the

flowchart shown in Fig. 2-10. Then, CM filter corner frequency can be calculated as (2-18). Here,
the filter type is indicated by k (k=2 and k=4 represent single and two stage LC filters, respectively).
(

)

≥

20

(

) − 20

10

− 20
( )=

+

20
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(2 − 17)

+

(2 − 18)

Start
fpk=fstart (150 kHz)
findex=fstart
findex++

Is (17) met?
Yes

No

fpk=findex

findex<fmax?

Yes

No
End

Fig. 2-10. Flow chart to determine the noise peak frequency.

Then, the CM filter corner frequency

as a function of switching frequency

calculated. Fig. 2-11 shows a case study calculation results (

=1

can be

) when one stage LC

filter and two stage LC filter are assumed. The DM filter corner frequency calculation is similar
and is not repeated here.
Resonance may exist in the CM noise propagation path impedance if there is not enough
damping. If the resonance frequency is close to the switching frequency or its multiples, it may
become the noise peak frequency and largely impact the CM filter corner frequency. However, for
a high density EMI filter design, it is better to damp the impedance resonance first and then design
the EMI filter.
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From Fig. 2-11, several findings are observed. When 20 kHz< <150 kHz,
non-linear relationship, some preferred
single stage LC filter is applied,
filters are applied,

have a

exist such as 140 kHz. When 150 kHz< <2 MHz, if

has slight change as

increases fast as

and

increases. If two or multiple stage LC

increases. This findings provide a guideline for switching

frequency and EMI filter type selection.
The non-linear relationship between

and

in the 20 kHz to 150 kHz range can be understood

because the noise peak frequency and CM voltage harmonic amplitude are not changed linearly as
switching frequency increases. The different trends of filter corner frequency between a single
stage LC filter and a multiple stage filter when switching frequency is in the 150 kHz ~ 2 MHz
range can also be explained. As switching frequency increases, the LC filter impedance increases,
and the DO-160 EMI standard limit decreases at a slow rate of around 30 dB/dec. For single stage
LC filter, the benefit gained from the increase of LC filter impedance is almost cancelled out by
the decrease of the EMI standards limit. As a result,

has slight change as

increases. For

multiple stage LC filter, the LC filter impedance increases much faster as switching frequency
increases and outweighs the decrease of EMI standard limit. Thus,

increases fast as

increases.

MATLAB/SIMULINK simulations were conducted. CM filter corner frequency are determined
for different switching frequencies as shown in Fig. 2-12. The trends how CM filter corner
frequency varies with switching frequency match the calculation and conclusions above.
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two stage LC filter
(k=4)

one stage LC filter
(k=2)

(a)

(b)

Fig. 2-11. Calculated corner frequency versus switching frequency, (a) single stage LC filter, and
(b) two stage LC filter.

(a)

(b)

Fig. 2-12. Design results of ac side CM filter corner frequency versus switching frequency, (a)
single stage LC filter, and (b) two stage LC filter applied.
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2.3.2 Impact of Interleaving on EMI Filter Corner Frequency
According to (2-13), when symmetric interleaving ( =

) is applied to two interleaved

inverters,

,

=

cos

2

,

=

(2 − 19)

0,

When asymmetric interleaving ( ≠ ) is applied to two interleaved inverters,

,

=

cos

2

(2 − 20)

≤

Hence, symmetric interleaving will eliminate the odd number carrier harmonics while keeping
the even number carrier harmonics amplitude unchanged. Asymmetric interleaving could reduce
the amplitude of all the harmonic components. When the objective is EMI noise and EMI filter
reduction which is actually determined by certain harmonic peaks, asymmetric interleaving could
be more effective.
As the CM and DM voltage harmonics calculation, noise propagation path impedance
calculation, and the noise peak frequency

identification are illustrated, the relationship

between interleaving angle and CM filter corner frequency is calculated as (2-21). The relationship
between interleaving angle and ac side DM filter corner frequency can be calculated similarly.
cos

− 20
( )=

+

20 ∙

mγ
2 10
(2 − 21)

From (2-21), EMI filter corner frequency is a function of switching frequency, modulation
index, interleaving angle, EMI filter type, and EMI noise propagation path impedance. Interleaving
angle can be optimized to increase EMI filter corner frequency.
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Whether the switching frequency is located in the EMI frequency range or not will influence
the trend how EMI filter corner frequency varies as interleaving angle changes. Hence, two case
studies are conducted.
The first case is that switching frequency is

=70 kHz (<150 kHz). The CM and DM filter

corner frequencies are calculated as a function of modulation index and interleaving angle. One
stage filter is assumed (k=2). The results are shown in Fig. 2-13.
From Fig. 2-13(a), the CM filter corner frequency peak is achieved when interleaving angle is
around 180°, and the second optimal interleaving angle range is 30°~90°. From Fig. 2-13(b), the
DM filter corner frequency peak is obtained when interleaving angle is around 30°~60°, and the
second optimal interleaving angle range is around 120°~180°.
In this case, the 1st and 2nd carrier harmonics are not in the EMI frequency range. Hence, the 3rd
to 6th carrier harmonics are the potential candidates which may determine EMI filter corner
frequency. For CM voltage harmonics, the 3rd and 5th harmonics are dominant, and 30°~60° and
150°~180° interleaving angle range are preferred for harmonics reduction according to Fig. 2-14.
For DM voltage harmonics, the 4th and 6th harmonics are dominant, and 30°~60° and 90°~120°
interleaving angle range are preferred for harmonics reduction.
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(a)

(b)
Fig. 2-13. EMI filter corner frequency versus interleaving angle (
DM filter.
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= 70

), (a) CM filter, (b)

Fig. 2-14. The 3rd, 4th, 5th and 6th carrier harmonics gain versus interleaving angle.

The second case is that switching frequency is

=200 kHz (>150 kHz). In this case, the 1st and

2nd carrier harmonics are in the EMI frequency range. The analysis is similar. The CM and DM
filter corner frequencies are also calculated, and the results show that the CM filter corner
frequency peak is achieved when interleaving angle is around 180° while the DM filter corner
frequency peak is achieved when interleaving angle is in the 90° ~150° range.

2.4 Experimental Results
Two three-level NPC inverters are constructed to verify the key points in aforementioned
analysis. Fig. 2-15 shows the circuit schematic and Fig. 2-16 shows the experiment platform. The
inverter is tested at 200 V dc bus voltage. The ac output fundamental frequency is 400 Hz and
carrier frequency is 60 kHz. RL load (R=20 Ω, L=320 uH for each phase) is applied.
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Fig. 2-15. Circuit schematic Circuit schematic of two paralleled three-level ANPC inverters.

EMI test receiver

Controller

Inverter 1

LISNs

Inverter 2

Inductors

Load

Fig. 2-16. Experiment platform of two paralleled three-level ANPC inverters.
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2.4.1 Analytical Model Verification
Fig. 2-17 shows the ac side output voltages and current with modulation index M=0.9. Fig. 218(a) and Fig. 2-18(b) show the tested phase output voltage spectrum and the calculated spectrum
with developed model, respectively. Table 2-4 summarizes the main components comparison
between tested results and calculated results. The calculated harmonics frequency and amplitude
match well with tested results.
Fig. 2-19 shows the dc side input currents waveforms including the positive line current
neutral line current

, and negative line current

,

. The definition of the currents are the same

as shown in Fig. 2-4(b). Fig. 2-20(a) and Fig. 2-20(b) show the tested positive line current spectrum
and the calculated spectrum with developed model, respectively. Fig. 2-21(a) and Fig. 2-21(b)
show the tested neutral line current spectrum and calculated spectrum with developed model,
respectively. The negative line current spectrum is the same as the positive line current.
Table 2-5 summarizes the main components value comparison between tested results and
calculated results. The calculated harmonics frequency and amplitude match well with tested
results, and verifies the aforementioned dc side current harmonic characteristics analysis.
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Line to line voltage Vab (250V/div)

Phase output voltage Va (250V/div)

Phase output current Ia (5A/div)
Fig. 2-17. Ac side output voltage and current.

1st fundamental

1st fundamental
1st carrier &
sideband
rd

3 fundamental

1st carrier &
sideband

2nd carrier &
sideband

2nd carrier &
3 fundamental
sideband
rd

(a)

(b)

Fig. 2-18. Spectrum of ac side phase output voltage, (a) tested results, (b) calculation results with
developed models.
Table 2-4. Comparison of Main Components of AC Phase Voltage.
3

Harmonics/V

2 ±

2 ±3

Tested

89

18.7

46

16

1.1

Calculated

90

19.2

46.8

16.5

1.3
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ia (10A/div)
ip (5A/div)

ia (10A/div)
ip (5A/div)

ineu (5A/div)

ineu (5A/div)

in (5A/div)

in (5A/div)

(a)

(b)

Fig. 2-19. DC side input currents. (a) From top to bottom: output phase current i , input positive
line current

, input neutral line current

, input negative line current

, (b) zoom in figures of

(a) showing switching cycle waveforms.

DC
component

1st carrier &
sideband

Current(A)

DC component

(a)

1st carrier &
sideband

(b)

Fig. 2-20. Spectrum of dc side positive line current, (a) tested results, (b) calculation results with
developed models.
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1st carrier &
sideband

1st carrier & sideband

(a)

(b)

Fig. 2-21. Spectrum of dc side neutral line current, (a) tested results, (b) calculation results with
developed models.
Table 2-5. Comparison of Main Components of DC Input Currents.
DC

3

tested

3.16

0.21

calculated

3.02

tested
calculated

Harmonics/A

±6

2

2 ±3

2.1

0.19

1.2

0.18

0.18

2

0.22

1.1

0.15

0

0.41

4.2

0.39

0

0.36

0

0.36

4.04

0.44

0

0.3

2.4.2 Impact of Interleaving on AC Voltage and DC Side Current Harmonics
The line voltage of paralleled inverters are measured with different modulation indexes and
different interleaving angels. Fig. 2-22 shows line voltage waveforms with 0° and 90° interleaving
angle, all at the condition M=0.9. Fig. 2-23 shows spectrum of line voltage. With 90° interleaving
angle, the dominant components - second carrier frequency and sideband harmonics - are almost
eliminated. Table 2-6 summarizes the WTHD of line voltage at different modulation indexes and
interleaving angles. Minimum WTHD is achieved at around 90° interleaving angle.
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Line to line voltage at load input Vab (250V/div)

Line to line voltage at load input Vab (250V/div)
Line to line voltage of inverter #1Vab1 (250V/div)

Line to line voltage of inverter #1Vab1 (250V/div)

Phase output current (5A/div)

Phase output current (5A/div)

(a)

(b)

Fig. 2-22. Ac side voltage waveforms at M=0.9. From top to bottom: line to line voltage measured
at load input, line to line voltage of inverter #1, and phase output current, (a) 0° interleaving angle,
(b) 90° interleaving angle.

1st fundamental

1st fundamental

2nd carrier &
sideband

2nd carrier &
sideband

(a)

(b)

Fig. 2-23. Spectrum of line voltage at M=0.9, (a) 0° interleaving angle, (b) 90° interleaving angle.
Table 2-6. Line Voltage WTHD at Different Modulation Index and Interleaving Angles
WTHD0 (%)

M=0.9

M=0.4

=0°

0.12

0.14

=90°

0.036

0.051

=180°

0.108

0.114
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The dc side currents are measured with different modulation indexes, different interleaving
angles, and different power factors. Fig. 2-24 shows the dc side input current waveforms with 0°
and 180° interleaving angle, all at the condition M=0.9. As RL load (R=20 Ω, L=320 uH for each
phase) is adopted, the power factor is nearly PF =1. In Fig. 2-24, ringing can be observed in the
switching cycle PWM waveforms. This is because the leads between the dc-link cap and switch
phase leg is purposely increased for measuring input current. However, the ringing frequency is
above MHz and will not impact the switching frequency harmonic characteristics.
Fig. 2-25 shows the spectrum of positive line current harmonics. With 180° interleaving angle,
the dominant components - the 1st carrier frequency and sideband harmonics - are eliminated. As
the high frequency components of

will go through dc-link capacitor C1, around 180° interleaving

angle eliminates the dominant high frequency components and achieves minimum RMS ripple
current in capacitor C1.

Table 2-7. DC-link Capacitor High Frequency Current RMS Value with Different Modulation
Index and Interleaving Angles (PF=1)
Capacitor high frequency current RMS (A)

M=0.9

M=0.4

=0°

1.76 (100%)

0.83(100%)

=90°

1.15 (65%)

0.51(61%)

=180°

0.79 (45%)

0.34 (41%)
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ia (10A/div)
ip1 (5A/div)

ia (10A/div)

ip2 (5A/div)

ip1 (5A/div)
ip2 (5A/div)

ip (5A/div)

ip (5A/div)

(a)

(b)

ia (10A/div)
ip1 (5A/div)

ia (10A/div)

ip2 (5A/div)

ip1 (5A/div)
ip2 (5A/div)

ip (5A/div)

ip (5A/div)

(c)

(d)

Fig. 2-24. Dc side current waveforms at M=0.9 and PF=1. From top to bottom: output phase
current i , input positive line current of inverter #1
, and total input positive line current

, input positive line current of inverter #2

, (a) 0° interleaving angle, (b) zoom in figures of (a)

showing switching cycle waveforms, (c) 180° interleaving angle, (d) zoom in figures of (c)
showing switching cycle waveforms.
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DC component

1st carrier &
sideband

(a)
Fig. 2-25. Spectrum of the positive line current

1st carrier &
sideband

DC component

(b)
at M=0.9 and PF=1, (a) 0° interleaving angle,

(b) 180° interleaving angle.

To verify the analysis with low power factor case, the RL load is changed to L load (R=0 Ω,
L=320 uH for each phase), and the fundamental frequency is increased to 3 kHz and dc voltage
reduced to 100 V to limit the output current level. In this case, the power factor is PF=0. Fig. 2-26
shows the dc side input current waveforms with 0° and 90° interleaving angle, all at the condition
M=0.9. Fig. 2-27 shows the spectrum of positive line current harmonics. With 90° interleaving
angle, the dominant components – the 2nd carrier frequency and sideband harmonics - are
significantly reduced. It can be observed that the 2nd carrier and sideband harmonics are not
eliminated. This is because that ratio between the carrier frequency and fundamental frequency
(60 kHz/3 kHz) is low in this case and the sidebands of 1st carrier frequency harmonic overlap with
the sidebands of the 2nd carrier frequency harmonic. Table 2-8 summarizes the dc-link capacitor
high frequency current RMS value at different modulation indexes and interleaving angles, all at
power factor PF=0. In this case, the minimum dc-link capacitor ripple current rms value can be
achieved when the interleaving angle is around 90°. The trend matches previous conclusion.
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ia (10A/div)
ip1 (5A/div)

ia (10A/div)
ip1 (5A/div)
ip2 (5A/div)
ip (5A/div)

ip2 (5A/div)
ip (5A/div)
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(b)

ia (10A/div)
ip1 (5A/div)
ip2 (5A/div)

ia (10A/div)
ip1 (5A/div)

ip (5A/div)

ip2 (5A/div)
ip (5A/div)

(c)

(d)

Fig. 2-26. Dc side current waveforms at M=0.9 and PF=0. From top to bottom: output phase
current i , input positive line current of inverter #1
, and total input positive line current

, input positive line current of inverter #2

, (a) 0° interleaving angle, (b) zoom in figures of (a)

showing switching cycle waveforms, (c) 90° interleaving angle, (d) zoom in figures of (c) showing
switching cycle waveforms.
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(a)
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Fig. 2-27. Spectrum of the positive line current

at M=0.9 and PF=0, (a) 0° interleaving angle,

(b) 90° interleaving angle.
Table 2-8. DC-link Capacitor High Frequency Current RMS Value with Different Modulation
Index and Interleaving Angles (PF=0)
Capacitor high frequency current RMS (A)

M=0.9

M=0.4

=0°

2.04 (100%)

0.72(100%)

=90°

0.93 (46%)

0.38(51%)

=180°

1.65 (81%)

0.49 (68%)

2.4.3 Impact of Interleaving on EMI Harmonics
The EMI noise currents of the paralleled inverter system are measured with the EMI test
receiver and RF probe following DO-160 standards. The operation condition is the same as
previous. RL load is used. A 1nF capacitor and a 100 Ω damping resistor are added between the
three phase RL load neutral point and ground to model the stray capacitance.
The EMI noise currents are measured at different interleaving angles. Fig. 2-28 and Fig. 2-29
show the measured ac side CM noise and DM noise at several typical interleaving angles and their
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comparison with 0° interleaving angle, respectively. Different interleaving angles will reduce
different carrier harmonics. For example, in Fig. 2-28 (a), the 60° interleaving angle eliminates the
3rd carrier harmonics and reduces the 2nd and 4th carrier harmonics by half.

1st

0° interleaving angle
th
5
60° interleaving angle
3
2nd th
4
rd

150 kHz

(a)

1st

0° interleaving angle
th
5
180° interleaving angle
3
th
4
rd

2nd

150 kHz

(b)
Fig. 2-28. Measured ac side CM noise at different interleaving angles and their comparison with
0° interleaving angle, (a) 60° interleaving angle, (b) 180° interleaving angle.
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(a)
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2nd
3rd
4th th
5

0° interleaving angle
180° interleaving angle

150 kHz

(b)
Fig. 2-29. Measured ac side DM noise at different interleaving angles and their comparison with
0° interleaving angle, (a) 60° interleaving angle, (b) 180° interleaving angle.
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(a)

(b)

Fig. 2-30. EMI filter corner frequency versus interleaving angles, (a) CM filter, (b) DM filter.

With the measured EMI bare noises, EMI filter corner frequency can be determined. Fig. 2-30
summarizes the CM filter corner frequency and DM filter corner frequency at different interleaving
angles when one stage filter assumed. The trends match the conclusion in aforementioned analysis.
With 60 kHz switching frequency, the CM filter corner frequency peak is achieved when
interleaving angle is around 180°, and the second optimal interleaving angle range is 30°~90°. The
DM filter corner frequency peak is obtained when interleaving angle range is around 30°~60°, and
the second optimal interleaving angle range is around 120°~180°.

2.5 Conclusion
This chapter presents the modeling and reduction of harmonics in paralleled and interleaved
three-level NPC inverters with SVM.
First, the analytical models for harmonics calculation of three-level NPC inverter with SVM
are developed, and the unique dc current harmonics characteristic of NPC inverter are identified.
Accuracy of the models are experimentally verified.
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Second, the impact of interleaving angle on ac voltage and dc current harmonics are
comprehensively studied. The optimal interleaving angle to reduce dc-link capacitor high
frequency current ripple is derived and experimentally verified, which is highly dependent on
power factor and modulation index and different from the two-level inverter case. For example, at
high modulation index, optimal interleaving angle range is around 180° and around 90° for high
power factor and low power factor, respectively. However, in two-level inverter, the conclusion is
opposite - the optimal interleaving angle range is around 90° and around 180° for high power factor
and low power factor, respectively.
Third, the impact of switching frequency and interleaving angle on EMI harmonics are
analytically studied. The optimal interleaving angle ranges for CM and DM filter corner frequency
are also derived and experimentally verified, which is highly dependent on switching frequency.
For example, with 60 kHz switching frequency and impedance resonance well damped, around
180° and 30°~90° interleaving angle ranges are preferred for CM filter, and 30°~60° and 120°~180°
interleaving angle ranges are preferred for DM filter.
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3. Space Vector Modulation to Reduce Circulating Current, CM
Voltage, and Switching Loss for Paralleled Three-Level
Inverters
Circulating current exists when paralleled inverters have common dc and ac sides. Circulating
current will distort the output currents, and degrade the paralleled inverter system performance.
The low frequency circulating current can only be suppressed with control method. In addition to
suppress the circulating current, reduce CMV and switching loss are also preferred to achieve high
power density for the inverter system. The CMV generated by PWM switching actions may lead
to problems such as the EMI noise, motor shaft voltage and bearing current in motor drive
applications. Reducing CMV will reduce motor shaft voltage, reduce the required EMI filter, and
increase system reliability and power density. Reducing converter switching loss leads to higher
efficiency or smaller cooling system, and thus improves inverter system power density. However,
conventional modulation and control method cannot achieve these control objectives in addition
to suppress the low frequency circulating current.
To overcome this limit and furthering previous study, this chapter proposes a space vector
modulation which is capable to reduce the low frequency ZSCC, CMV, and inverter switching
loss simultaneously for paralleled three-level inverters.

3.1 Conventional Modulation Methods for Three-Level Inverter
Fig. 3-1 shows the paralleled three-level active NPC inverters topology. Fig. 3-2 shows the
space vectors of the three-level NPC converter, where P, O, and N represents voltage outputs of
+

/2, 0, and −

/2, respectively. There are total 27 switching states which grouped to 19
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vectors including six long vectors, six medium vectors, six small vectors, and one zero vectors.
The small and zero vectors have redundant switching states. The vector hexagon is divided into
six sectors. Each of them is further divided into four small subsectors. The CMV is defined as
+

=
where

,

, and

+

(3 − 1)

3

are inverter output voltages. The CMV levels of different switching state

are summarized in Table 3-1.

P
Load
+
-

C1

O
+
-

C2

N

Fig. 3-1. Paralleled three-level active NPC inverters.
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Fig. 3-2. Space vectors of three-level inverter.
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PNO

PNP

PNN

VI

Table 3-1. CMV Levels of Different Switching States
Vectors

Switching State

Large

PPN, NPP, PNP

+

/6

NPP, NNP, PNP

−

/6

Medium

CMV Level

PON, OPN, NPO,

0

NOP, ONP, PNO
Small

Zero

POO, OPO, OOP

+

/6

OON, ONO, OON

−

/6

PPO, OPP, POP

+

/3

ONN, NON, NNO

−

/3

OOO

0

PPP

+

/2

NNN

−

/2

3.1.1 NTSV and PDPWM
The symmetric NTSV method uses the nearest three vectors in each subsector to synthesize the
reference voltage, and both redundant switching states of the small vector are used. For example,
in sector I subsector 2, the vectors POO/ONN, PON, and PNN are selected and the PWM
sequences for three phases are shown as Fig. 3-3(a). The vectors for this modulation is equivalent
to the carrier based phase deposition PWM (PDPWM), which use two carriers with phase
deposition to synthesize the voltage reference as shown in Fig. 3-3(b). The modulation voltage
reference are noted as

∗

,

∗

, and

∗

.

The key to achieve low frequency ZSCC control is that the modulation needs to have adjustable
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AZSV in every switching cycle. For NTSV, the AZSV can be adjusted by adjusting the dwell time
of the two redundant switching states of small vector (for example, POO/ONN). For PDPWM,
adjusting the AZSV is realized by adjusting the injected zero-sequence voltage to the sinusoidal
modulation reference.
In conclusion, the NTSV and PDPWM methods have the ZSCC control capability. However,
the NTSV and PDPWM methods have a CMV amplitude of

/3, and six switching actions in

one switching cycle. Therefore, these modulations cannot reduce the CMV and switching loss.

Va

Vb

Vc
ONN PPN PON

POO

PON PPN ONN

(a)
Va*

Vb*
Vc*

Va
Vb
Vc
ONN PPN

PON

POO

PON PPN ONN

(b)
Fig. 3-3. (a) PWM sequences of NTSV, (b) PWM sequences of carrier based PDPWM.
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3.1.2 LMSZVM and PODPWM
The LMSZVM method uses large, medium, small, and zero vector in each sector to synthesize
the voltage. Fig. 3-4(a) shows the vectors in sector I. The vectors for this modulation is actually
equivalent to the carrier based phase opposite deposition PWM (PODPWM), which use two
carriers with opposite deposition to synthesize the voltage reference as shown in Fig. 3-4(c). The
switching state of the small vector which has lower CMV amplitude is selected (POO or OON for
sector I). Thus, the CMV amplitude of this method is reduced to

/6.

For LMSZVM, the AZSV can be adjusted by adjusting the dwell time of the small vector. Fig.
3-4(b) shows the PWM sequences of three phases in sector I when small vector POO is selected.
Similarly, for PODPWM, adjusting the AZSV is realized by adjusting the injected zero-sequence
voltage to the sinusoidal modulation reference.
The LMSZVM and PODPWM method does not further divide each sector into four subsectors
like the regular three-level SVMs. Thus, it actually doesn’t use the nearest three vectors. Also, this
modulation has six switching actions in one switching cycle even in the case that the circulating
current is very small and the dwell time of the small vector is zero.
In conclusion, the LMSZVM and PODPWM method have the ZSCC control capability and
reduced CMV. However, this modulation method cannot reduce switching loss.
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I
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Vsub4

(a)

Va
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(b)
Va*
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Vc*
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Vb
Vc
OOO POO
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PNN

PON POO OOO

(c)
Fig. 3-4. (a) Vectors of LMSZVM in sector I, (b) PWM sequences of LMSZVM, (c) PWM
sequences of carrier based PODPWM.
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3.1.3 CMR Modulation
The CMR modulation uses the nearest three vectors in each subsector to synthesize the
reference voltage, and the redundant switching sate of the small vector with lower CMV amplitude
are used. Thus, the CMV amplitude of this modulation is also reduced to

/6. Fig. 3-5(a) shows

the vectors in sector I, and Fig. 3-5(b) shows the PWM sequences for three phases of sector I
subsector 2. As shown in Fig. 3-5(b), there is always one phase clamped to P or O or N and there
are four switching actions in one switching cycle.
PPN

Vsub6

subsector 4

I

Vsub3

Vsub5

OON

PON

subsector3
subsector 1
OOO

subsector 2
POO

Vsub1

Vsub2

Vsub4

PNN

(a)

Va

Vb

Vc
PNN

PON

POO

PON

PNN

(b)
Fig. 3-5. (a) Vectors of CMR modulation in sector I, (b) PWM sequences of CMR in sector I
subsector 2.
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The CMR modulation uses three vectors to synthesize the reference voltage and has no
redundant switching state. When the reference voltage is determined, the dwell times of all the
vectors used are fixed and the AZSV is fixed. Thus, CMR modulation loses the ZSCC control
capability.
In conclusion, the CMR method has reduced CMV and reduced switching loss, but cannot
control ZSCC.

3.2 Proposed Space Vector Modulation
By reviewing the conventional modulation methods in last section, CMR modulation can
reduce CMV and switching loss and is preferred for motor drive in aircraft applications. However,
CMR modulation does not have ZSCC control capability and cannot be applied to the paralleled
three-level inverters for suppressing low frequency ZSCC. This section proposes a space vector
modulation which modifies the CMR modulation and thus ZSCC control can be achieved.
3.2.1 Optimal Fourth Space Vector
The basic idea to obtain ZSCC control capability is to introduce a fourth space vector to the
three existing vectors of CMR modulation. Adding a fourth vector creates a dimension of freedom
and thus adjustable AZSV in each switching cycle can be achieved.
To better illustrate the selection of optimal fourth space vector, the dwell time calculation of
the CMR modulation is briefly discussed. For the CMR modulation as shown in Fig. 5, take
subsector 2 of sector I as an example, the dwell times of the three vectors can be calculated based
on the volt-second balance principle as shown in (3-2).
=

+

+
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=
where

+

(3 − 2)

+

represents the vector POO, the labels for other vectors are shown in Fig. 5(a). The

dwell times of the three vectors

,

, and

are denoted by

respectively. To simplify the calculation, three temporary constants

,

,
,

, and

,

are defined as (3-3).

= 2√3

where M is the modulation index, and

=3

+ √3

=3

− √3

(3 − 3)

represents the angle between the reference and d-axis.

Then, the vectors dwell times in subsector 2 sector I are denoted as (3-4). As the dwell times
are fixed, AZSV is fixed and CMR modulation loses the ZSCC control capability.
= (2 −
=(

)

− 1)
(3 − 4)

=

Based on the requirements, the optimal fourth vector needs to satisfy the following constraints:
(a) the CMV amplitude of the fourth vector should be zero or

/6; (b) the fourth vector should

be not far away from the existing three vectors of CMR modulation in the vector plane; (c) after
added, there should be no transition directly from P to N or N to P in each phase; (d) after added,
the switching actions should be no more than six times in one switching cycle; (e) after added, the
modulation should have adjustable AZSV in every switching cycle.
The optimal fourth vector for each subsector in sector I is investigated. For subsector 2 as shown
in Fig. 3-5(a), the three existing vectors are POO, PON, and PNN. To meet constraint (a) and (b),
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the fourth vector candidates could be OOO, OON, PPN, OPN, PNO, ONO, and PNP. Then, to
meet constraint (c), the remaining vectors are OOO, OON, PNO, and ONO. Then, to meet
constraint (d), the remaining vectors are OOO and PNO. Now the constraint (e) is investigated.
First, considering PNO is selected as the fourth vector. Based on the volt-second balance
principle, (3-5) can be derived. The vector PNO and its dwell time are indicated as

and

,

respectively.
=

+
=

+
+

+

+
(3 − 5)

+

There is non-unique solution for (3-5), and (3-6) can be derived.
+
Define a variable

= (2 −

(3 − 6)

)

so that
=

(3 − 7)

2−

Then, based on (3-5) and (3-7), the dwell time of other three vectors are calculated as (3-8).
= (1 − ) 2 −
= (t − 1 − (2 −
= t +
The variable

))
(3 − 8)

2−

indicates the dwell time of the fourth vector

(PNO), from (3-8), when k

changes, the dwell times of the other three vectors will also change.
The CMV level of

,

,

, and

are

The AZSV in subsector 2 can be expressed as (3-9).
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/6, −

/6, 0, and 0, respectively.

1
6

=

1
−6

+0∙

+0∙

(3 − 9)

Substituting (3-8) to (3-9), it can be derived that
3−
6

=
From (3-10), the variable

−

(3 − 10)

is cancelled in the equation and AZSV is a constant, which means

that adjustable AZSV and ZSCC control cannot be achieved.
Second, considering OOO is selected as the fourth vector. Similarly, (3-11) can be derived. The
vector OOO and its dwell time are indicated as
=

and

+
=

, respectively.

+
+

+

+

(3 − 11)

+

There is non-unique solution for (3-11) and (3-12) can be derived.
2
Define the variable

+

= (2 −

(3 − 12)

)

so that
=

1−

(3 − 13)

/2

Then, dwell times of other three vectors are calculated as (3-14).
= (1 − ) 2 −
= t − t − (1 − ) 2 −

/2
(3 − 14)

=t
From (3-14), when

changes, the dwell times of
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and

will also change while the

dwell time of

is a constant.

The AZSV in subsector 2 with the fourth vector OOO is calculated as (3-15).
3(1 − ) 2 −
12

=
The variable

will impact the AZSV. When

+

−

(3 − 15)

increases AZSV decreases, adjustable AZSV

and ZSCC control can be achieved in every switching cycle.
Therefore, the vector OOO is the only vector that can meet all the constraints and is the optimal
fourth vector for subsector 2. The vector OOO is also the optimal vector for subsector 4 due to the
symmetry.
For subsector 3, the three existing vectors are OON, PON, and POO. To meet constraint (a), (b)
and (c), the fourth vector candidates could be OOO, PNN, PPN, OPN, and PNO. Then, to meet
constraint (d), the remaining vectors are OOO, OPN, and PNO. Now the constraint (e) is
investigated.
First, considering OPN is selected as the fourth vector. The relationship in (3-16) can be derived.
and

The vector OPN and its dwell time are indicated as
=

+
=

+
+

, respectively.
+

+

+

(3 − 16)

There is non-unique solution for (3-16) and (3-17) can be derived.
2
Define a variable

+

)

(3 − 17)

) /2

(3 − 18)

= (1 −

so that
= (1 −
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Then, dwell time of other three vectors are calculated as (4-19).
= (1 − )(1 −

)

= 3 − t − t − (1 − )(1 −

)

/2
(3 − 19)

= t −1
The AZSV in subsector 3 with the fourth vector OPN is calculated as (3-20).
3−

=
From (3-20), the variable

−

− 3(1 − )(1 −
12

(3 − 20)

will impact the AZSV, and adjustable AZSV and ZSCC control can

be achieved in every switching cycle.
When vector PNO is selected as the fourth vector, the situation is similar as OPN due to the
symmetry, ZSCC control can also be achieved.
Second, considering OOO is selected as the fourth vector. (3-21) can be derived.
=

+
=

+
+

+

+

+

(3 − 21)

)

(3 − 22)

Based on (3-21), (3-22) can be derived.
+
Define a variable

= (1 −

so that
= k(1 −

)

(3 − 23)

Then, dwell times of other three vectors are calculated as (3-24).
= (1 − )(1 −
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)

= t − t + (1 − )(1 −
= t − (1 − )(1 −

)
)

(3 − 24)

The AZSV in subsector 3 with the fourth vector OOO is calculated as (3-25)
=
Although variable

(

−
6

)

(3 − 25)

will impact dwell times of all the vectors, from (3-25), the variable

is

cancelled and AZSV is a constant. Thus, adjustable AZSV and ZSCC control cannot be achieved.
Therefore, the vector OPN and PNO are the only two vectors that can meet all the constraints
and are the optimal fourth vectors for subsector 3. OPN and PNO are also the optimal vectors for
subsector 1 due to the symmetry.
In conclusion, the optimal fourth vector for subsector 1 and subsector 3 is OPN or PNO, and
the optimal fourth vector for subsector 2 and subsector 4 is OOO. Due to the symmetric, the
optimal fourth vector for other sectors can be analyzed with the same procedure. It can be conclude
that for subsector 2 and subsector 4 of all the six sectors, the optimal fourth vector is OOO. If OPN
is selected as the optimal fourth vector for subsector 3 and subsector 1 of sector I, the optimal
fourth vector will be NPO, NOP, ONP, PNO, and PON for subsector 3 and subsector 1 from sector
II to sector VI.
Table 3-2 lists the PWM sequences of the proposed modulation in sector I. The three phase
voltages PWM pattern of the proposed modulation and its comparison to CMR modulation are
shown in Fig. 3-6.
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Table 3-2. PWM Sequences of Proposed Modulation (Sector I)
Subsector

PWM Sequences

2

PNN, PON, POO, OOO, POO, PON, PNN

3

OPN, OON, PON, POO, PON, OON, OPN

4

OOO, OON, PON, PPN, PON, OON, OOO

1

OPN, OON, OOO, POO, OOO, OON, OPN

Va

Va

Vb

Vb

Vc

Vc
PNN

PON

POO

PON

PNN

PNN

PON POO OOOPOO PON

PNN

(a)

Va

Va

Vb

Vb

Vc

Vc
OON

PON

POO

PON

OON

OPN OON PON

POO

PON OON OPN

(b)
Fig. 3-6. Comparison of CMR modulation (left) and the proposed modulation (right) in sector I,
(a) subsector 2, (b) subsector 3, (c) subsector 4, and (d) subsector 1.
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OOO OON PON
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PON OON OOO

POO

OOO OON OPN

(c)

Va

Va

Vb

Vb

Vc

Vc
OON

OOO

POO

OOO

OON

OPN OON OOO

(d)
Fig. 3-6. Continued.

The dwell time of the added fourth vector is a variable and can be regulated by the ZSCC control
loop. From Fig. 3-6, the proposed modulation modifies the PWM pattern of the phase which is
clamped to P or O or N in the CMR modulation, and does not change the PWM pattern of other
two phases. The added fourth vector increase the switching actions from four to six times in one
switching cycle. However, when the circulating current is small and within the limit value, the
ZSCC control will not regulate and the dwell time of the fourth vector will be zero. The switching
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action will still be four times in one switching cycle. When the circulating current is not small and
the ZSCC control regulates, one inverter will have four switching actions and the other inverter
will have six switching actions. Thus, switching loss will still be reduced. Controller
Implementation
The dwell time of the fourth vector is indicated by the variable , which has a linear relationship
with AZSV. From (3-15), (3-20), (3-32), and (3-37), it can be conclude that the AZSV will
decrease when k increases in subsector 2 while the AZSV will increase when k increases in
subsector 1, subsector 3, and subsector 4 of sector I. The relationship between

and the AZSV in

other sectors can be calculated with the same procedure. Table 3-3 summarizes how

impact the

AZSV in all sectors.
The zero-axis current loop for paralleled inverters is a first-order system as discussed in
previous literature. The ZSCC control block diagram is shown in Fig. 3-7. The ZSCC controller
can be a PI controller or deadbeat controller. Assume the ZSCC controller output is variable as
shown in Fig. 3-7. To combine the proposed modulation and ZSCC closed loop control, the
relationship between controller output and variable

need to be established.

Table 3-3. Impact of k on AZSV at Different Sectors
sector

subsector

k

AZSV

I, III, V

2

↑

↓

1, 3, 4

↑

↑

2

↑

↑

1, 3, 4

↑

↓

II, IV, VI
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Fig. 3-7. ZSCC control block diagram.

As discussed, when the measured ZSCC

is small and within the limit

_

, the ZSCC

= 0, the proposed modulation is the same as the CMR modulation.

control is not required. Then,

The total switching actions in one switching cycle for two converters reduce to eight times.
When the measured ZSCC

exceeds the limit

_

, the ZSCC control works. When the

ZSCC of one inverter is smaller than 0, which means that the AZSV of this inverter is smaller than
another inverter. Then, the ZSCC controller output of this inverter will increase to increase the
AZSV, and the ZSCC will be regulated to approach zero. According to relationship between
AZSV in table III, let

=

and

if the reference is located in subsector 1, subsector 3, and subsector 4

of sector I, sector III, and sector V or in subsector 2 of sector II, sector IV, and sector VI. Then,
increases and AZSV increases, the control goal is achieved. Let

= − if the reference is

located in subsector 2 of sector I, sector III, and sector V or in subsector 1, subsector 3, and
subsector 4 of sector II, sector IV, and sector VI. Then,

decreases and AZSV increases, the

control goal is achieved. When the ZSCC of one inverter is larger than 0, the analysis is similar.
In summary, let

=

when the reference is located in subsectors that AZSV and

positive coefficient, and let

has a

= − when the reference is located in subsectors that AZSV and

has a negative coefficient.
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As could be either larger than 0 or smaller than 0, but 0 ≤

≤ 1 need to be satisfied based

on its definition. Assuming at some time constant the ZSCC of inverter 1 is larger than 0 and thus
controller output

is smaller than 0, the reference is located in the subsector that

will be smaller than 0. In this case, let

= . Then,

= 0 for inverter 1, which means the PWM pattern of

inverter 1 is the same of CMR modulation. However, the ZSCC is still controllable because at the
same time the ZSCC of inverter 2 is smaller than 0 and thus controller output is larger than 0.
Then,

of inverter 2 will be larger than 0. The AZSV of inverter 2 will increase to regulate the

ZSCC approaching 0.

izi=(iai+ibi+ici)/3

izi<Ilimit

Yes

No

ZSCC controller
ci
ki=ci or ki=-ci based on
different sector and subsector
ki<0
Yes

No

ki=0
Implement with proposed
modulation
Fig. 3-8. Flow chart to combine proposed modulation and control.
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Based on this analysis, Fig. 3-8 illustrates the flowchart to determine variable

of the proposed

modulation. The index i as shown in Fig. 3-8 indicates the ith inverter. For two paralleled inverters,
there is at least one inverter that keeps

= 0 when ZSCC control works. With proposed

modulation and control, the switching actions of two inverters reduce to eight times or ten times
from twelve times of the conventional modulation. For each inverter, it only needs the current
information of its own and the current information of other inverters are not required. Therefore,
the control strategy can be applied to multiple paralleled inverters.
3.2.2 Discuss on Neutral Point Voltage Balance
For motor drive in aircraft applications, the input dc source is three wire plus/minus
configuration as shown in Fig. 3-1. Hence, the two capacitor voltages of three-level NPC inverter
are forced to be balanced. No extra NP balancing control is needed. To not lose generality for other
applications where the dc-link neutral point is floating, the NP voltage balance is briefly discussed
in this section.
There is similarity between the ZSCC control and NP voltage balancing control of three-level
NPC inverters. The NP voltage balance problem is thoroughly studied in previous literature. The
essence of NP voltage balancing methods is the same as the ZSCC control methods – zero sequence
adjusting. The control goal can be achieved by adjusting the injected zero-sequence voltage for
carrier based PWM or adjusting the dwell time of redundant vectors for space vector based PWM.
The difference between the ZSCC control and NP voltage balancing control is just that ZSCC is
dependent on zero sequence voltage while NP voltage is dependent on zero sequence current.
Previous literature has shown that modulation with ZSCC control capability can actually control
the NP voltage.
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How the proposed modulation impacts and controls the NP voltage balance is discussed in this
section. For simplification, only the case that the output voltage and current has the same polarity
is analyzed. When the load power factor is not unity there is a chance that the output voltage and
current have different polarity. However, the analysis method is the same.
The NP voltage will be influenced when output current is connected to the NP point. As shown
in Fig. 3-9, point O is the neutral point. If the averaged NP current
than zero, the lower capacitor is discharged and
capacitor is charged and

decreases. If

in a switching cycle is larger
is smaller than zero, the lower

increases. The impact of variable k on NP voltage

is investigated

using sector I as an example.
For subsector 2, vectors OOO and PNN will not impact the NP voltage, and vector PON dwell
time is not impacted by variable

based on (3-14). Hence, variable

actually impacts the NP

voltage by adjusting the dwell time of vector POO. Vector POO charges the lower capacitor and
increases. Therefore, when variable k increases,
on (3-14), then

(dwell time of POO) decreases based

decreases.

Vc1

Vdc
Vc2

+
-

O
+
-

Fig. 3-9. NP in the three-level inverter.
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in

For subsector 4, the analysis is similar to subsector 2. Variable

actually impacts the NP

voltage by adjusting the dwell time of vector OON. When variable k increases,

(dwell time

increases.

of OON) decreases, then

For subsector 3, when variable

changes, the dwell times of vectors OPN, POO and OON will

change while the dwell time of vector PON is not impacted based on (3-19). Thus, variable
impacts the NP voltage by adjusting the dwell times of OPN, POO and OON. The averaged NP
current

is formed by (3-26).
=

where

,

,

, and

+

(− ) +

(− ) +

(3 − 26)

represents the dwell times of vectors OPN, POO, OON, and

PON, respectively. The three phase output currents are indicated by

,

, and .

Based on (3-19), (3-27) is derived.
−
The variable

+

=

−
2

−2

(3 − 27)

is actually cancelled in (3-27). From (3-26) and (3-27), although variable

impacts the dwell times of OPN and POO, their influence on the NP voltage cancelled with each
other. Hence, variable

actually impacts the NP voltage by adjusting the dwell time of vector

OON. Vector OON discharges the lower capacitor and
increases,

decreases based on (3-19), then

decreases. Therefore, when variable

increases.

For subsector 1, the analysis is similar to subsector 3. Variable
voltage by adjusting the dwell time of vector OON. When variable
then

increases.
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actually impacts the NP
increases,

decreases,

Table 3-4. Impact of

on NP Voltage at Different Sectors

sector

subsector

k

I, III, V

2

↑

↓

1, 3, 4

↑

↑

2

↑

↑

1, 3, 4

↑

↓

II, IV, VI

The variable

NP Voltage

has a linear relationship with NP voltage. Table 4-4 summarizes how

the NP voltage in all sectors. The trend is the same as how

impact the AZSV. Both ZSCC control

and NP voltage balance control can be settled with proposed modulation. When
/2 < 0 or When

> 0 and

the NP voltage. When
variable

< 0 and

−

impact

< 0 and

−

/2 > 0, the ZSCC regulation is also helpful to balance
−

/2 > 0 or When

> 0 and

−

/2 < 0, the

can be selected by the relatively higher value comparing the ZSCC controller output

and NP voltage balance controller output.

3.3 Simulation and Experimental Results
Simulation and experiments are conducted on two paralleled active NPC inverters to verify the
theoretical analysis on the proposed modulation. The RL load is used for this study. Main
parameters for the simulation and experiment are listed in Table 3-5.
3.3.1 Simulation Results
Fig. 3-10 shows the CMV comparison with NTSV modulation and the proposed modulation.
CMV magnitude of the proposed modulation has been reduced to half of the NTSV modulation.
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Table 3-5. Parameters for Simulation and Experiment
DC input voltage

300 V

Carrier frequency

60 kHz

Fundamental frequency

100 Hz

MOSFETs

Wolfspeed C3M0065100K

RL load

L=320 uH, R=10 Ω, each phase

Output inductor Lc

250 uH / 450 uH

Voltage (V)

3VCM

Time (s)
(a)

Voltage (V)

3VCM

Time (s)

(b)
Fig. 3-10. CMV level comparison, (a) with conventional NTSV modulation, (b) with the proposed
modulation.
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PWM mismatch is usually one of the factors causing asymmetry in paralleled inverters. In the
simulation, the two inverters have different dead-time delay. Different modulation schemes
including NTSV, CMR and proposed modulation are applied. The ZSCC can be suppressed with
NTSV and proposed modulation.
Fig. 3-11 shows the phase output voltage comparison. The phase output voltage with proposed
modulation has been clamped to P or O or N at some time, which indicates that the phase is
clamped and has only four switching actions in one switching cycle at these time instants. Thus,
the proposed modulation reduces switching loss compared to conventional NTSV method. The
device loss with all the modulation are summarized in Table 3-6. From the results, the proposed
modulation has smaller switching loss than NTSV and a little larger switching loss than CMR. The
proposed modulation has smaller conduction loss than CMR due to smaller circulating current.
Hence, the total loss of proposed modulation is almost equal to CMR modulation in this case. The
output THD comparison with all the modulation schemes is summarized in Table 3-7. The THD
of proposed modulation is higher than NTSV and almost the same as CMR.
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Vao (NTSV)

Voltage (V)

Voltage (V)

Vao (CMR)

Time (s)

Time (s)

Voltage (V)

Vao (Proposed Modulation)

Time (s)

Fig. 3-11. Phase output voltage comparison - conventional NTSV modulation, CMR modulation
and the proposed modulation.
Table 3-6. Devices Loss Comparison
conduction loss

switching loss

total loss

NTSV

12.5 W

7.6 W

20.1 W

CMR

13.3 W

4.6 W

17.9 W

Proposed mod.

12.7 W

5W

17.7 W

Table 3-7. Current THD Comparison
THD of inverter 1 or inverter 2 current

THD of total output current

NTSV

2.5%

1.5%

CMR

5.2%

2%

Proposed mod.

3.5%

2.1%
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To further verify the ZSCC control capability of proposed modulation, comparison is conducted
with CMR modulation and with proposed modulation assuming unequal current reference. From
Fig. 3-12, it can be observed that the ZSCC can be effectively controlled with proposed modulation.
To verify the analysis on neutral point voltage balancing capability of the proposed method, the
simulation is conducted which the neutral point is floating. The initial voltages of the two capacitor
are set to be different values. Fig .3-13 shows the results with the proposed modulation and control
strategy. The voltages of the two capacitors can be well regulated and balanced.

Current (A)

ia1

ia2
3iz1
Time (s)

(a)

Current (A)

ia1

ia2
3iz1
Time (s)

(b)
Fig. 3-12. Phase output currents and ZSCC with unequal current reference,
8 , (a) with CMR modulation, (b) with the proposed modulation.
100

_

=4 ,

_

=

Voltage (V)

Time (s)

Fig. 3-13. Voltages of the two dc-link capacitors.

3.3.2 Experimental Results
Two paralleled three-level NPC inverters are constructed for experiment. Fig. 3-14 shows three
phases output voltages and CMV when the conventional NTSV modulation is applied. Fig. 3-15
shows three phases output voltages and CMV when the proposed modulation is applied with =0.
Comparing Fig. 3-14 and Fig. 3-15, the CMV amplitude with proposed modulation reduces to
half of the CMV amplitude with conventional NTSV method. The output phase voltage of
proposed modulation will be clamped to P or O or N in certain subsectors, which is a characteristic
of discontinuous PWM. Hence, switching loss is also reduced.
Similar to simulation, the experiment is conducted at the case that the two inverters has different
dead-time delay (167 ns difference). Dead-time difference among paralleled inverters generates
low frequency harmonics, distorts the current and increases ZSCC. Fig. 3-16 (a) and Fig. 3-16(b)
shows the phase output currents and ZSCC without control and with proposed modulation and
control, respectively. From Fig. 3-16 (b), current distortion and ZSCC are well suppressed with
the proposed method.
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Vao (250V/div)
Vbo (250V/div)

Vco (250V/div)

3Vcm=Vao+Vbo+Vco (200V/div)

Fig. 3-14. Three phases output voltage and CMV.

Vao (250V/div)
Vbo (250V/div)

Vco (250V/div)

3Vcm=Vao+Vbo+Vco (200V/div)

Fig. 3-15. Three phases output voltage and CMV.
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ia1 (5A/div)
ia2 (5A/div)

3iz1=ia1+ib1+ic1 (2A/div)
(a)

ia1 (5A/div)
ia2 (5A/div)

3iz1=ia1+ib1+ic1 (2A/div)
(b)
Fig. 3-16. Experiment waveforms when PWM mismatch exists among two paralleled inverters,
(a) without control, (b) with proposed modulation and control strategy.

As discussed, when ZSCC is very small and within the limit, variable k will be zero to reduce
switching loss. When ZSCC may exceed the limit value, ZSCC controller output is set to variable
k to suppress ZSCC. Fig. 3-17 shows the phase output voltage comparison in the two cases. There
is extra pulses in Fig. 3-17(b) at the position which is clamped to P or O or N in Fig. 3-17(a), which
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indicating that the ZSCC controller is working to reduce the ZSCC. From Fig. 3-17(b), there is
only one inverter have extra pulses at one time constant while another inverter is still clamped.
These matches previous analysis. In the worst case, there is ten switching actions in one switching
cycle for two paralleled inverters. Switching loss is still reduced compared to conventional NTSV
method which have twelve switching actions in one switching cycle for two inverters.
To further demonstrate the ZSCC control ability of proposed modulation, comparison
experiments are conducted with the proposed modulation and with CMR modulation. Fig. 3-18
shows the phase output currents and ZSCC when the two paralleled inverters have unequal current
reference (

_

=4

and

_

= 8 ). Fig. 3-19 shows the phase output currents and ZSCC

when the two paralleled inverters have unequal output inductances (
250

= 450

and

=

). For both cases, large ZSCC occurs and distorts the current when CMR modulation is

applied as CMR modulation does not have ZSCC control ability. When the proposed modulation
applied, the ZSCC are well suppressed and current distortion are significantly reduced.
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Vao1, Vao2 (50V/div)

(a)

Vao1, Vao2 (50V/div)

(b)
Fig. 3-17. Experiment waveforms of the phase output voltage, (a) ZSCC is small and within the
limit, (b) ZSCC may exceed the limit.
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ia1 (5A/div)
ia2 (5A/div)

3iz1=ia1+ib1+ic1 (2A/div)
(a)

ia1 (5A/div)
ia2 (5A/div)

3iz1=ia1+ib1+ic1 (2A/div)
(b)
Fig. 3-18. Experiment waveforms when two paralleled inverters have unequal current reference,
_

=4 ,

_

=8 ,

=

= 250

, (a) with CMR modulation, (b) with the proposed

modulation.
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ia1 (5A/div)
ia2 (5A/div)

3iz1=ia1+ib1+ic1 (2A/div)
(a)

ia1 (5A/div)
ia2 (5A/div)

3iz1=ia1+ib1+ic1 (2A/div)
(b)
Fig. 3-19. Experiment waveforms when two paralleled inverters have unequal output inductance,
_

=

_

=6 ,

= 450

,

= 250

proposed modulation.

107

(a) with CMR modulation, (b) with the

3.4 Conclusion
This chapter proposes a space vector modulation for paralleled three-level inverters which
reduces the ZSCC, the CMV and switching loss simultaneously. The proposed modulation has
adjustable AZSV in every switching cycle and thus ZSCC control can be achieved. The proposed
modulation only uses vectors with a CMV magnitude equal to or smaller than

/6. Hence, the

CMV is reduced to half of conventional modulations. When ZSCC is small and within defined
limit, the proposed modulation is the same as CMR modulation, and switching action is eight times
for two paralleled inverters. When ZSCC exceeds the limit, even for the worst case that the fourth
vector regulates in every switching cycle, the switching action is ten times for two inverters.
Therefore, switching loss is reduced compared to the conventional modulations which have twelve
switching actions for two inverters. Simulations and experiment results are demonstrated and
verify the feasibility and validity of the proposed modulation method.
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4. Coupled Inductor Flux Minimization for Parallel Interleaved
Three-Level Inverters
Coupled inductor (which is also termed intercell transformer in some literature) is usually used
as circulating current filter to suppress high frequency circulating current in parallel interleaved
inverters. Due to strong magnetic coupling effect, the low frequency flux linkage components
generated by the line currents of two parallel interleaved inverters in the coupled inductor are
cancelled. Hence, only high frequency flux linkage components exist. The size and weight of
coupled inductor can be reduced by reducing either the maximum flux linkage or the core loss. In
high power applications, because the switching frequency is relatively low, the coupled inductor
design is usually limited by the saturation of magnetic cores, which is determined by the maximum
flux linkage in the coupled inductor. The PWM method for coupled inductor flux linkage reduction
in parallel interleaved three-level inverters as shown in Fig. 4-1 is investigated in this chapter. A
modulation method is proposed which could achieve lowest maximum flux linkage for the coupled
inductor in parallel interleaved three-level inverters for all modulation indexes.

P

+
-

C1
Grid,
Motor,
or RL
Load

O
+
-

Coupled
Inductors

C2

N

Fig. 4-1. Parallel interleaved three-level active NPC inverters.
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4.1 Modulation for Coupled Inductor Flux Linkage Reduction
4.1.1 Flux Linkage of Coupled Inductor
The circulating current between two inverters is defined as

where X = {A, B, C},
inverters, and

,

and

−
2

=

,

(4 − 1)

are the resultant phase currents of two parallel interleaved

denotes the circulating current.

The flux linkage is expressed as
( )=
where

and

,

=

(

−

(4 − 2)

)

are the phase-neutral voltages of the two inverters,

offered to the circulating current, and

is the inductance

is the flux linkage in the coupled inductor.

From (4-2), the differential voltage across coupled inductor (

−

) generates the flux

linkage. To reduce the flux linkage maximum value, the time integral of this differential voltage
should be reduced. It is evident that the PWM sequence determine the flux linkage pattern. The
coupled inductor flux linkage maximum value is strongly impacted by the PWM method applied.
The space vector based PWM is functionally equivalent to the carrier based PWM. And for all
the carrier based PWM methods, the modulation reference can be considered as a pure sinusoidal
plus a zero sequence offset. Therefore, the optimal modulation can be found by finding the zero
sequence offset which resulting in the lowest maximum flux linkage for the coupled inductor.
First, consider a general case, the phase-neutral voltages of two parallel interleaved inverters
and the circulating current patterns are shown in Fig. 4-2. The duty cycle of the inverter phase110

neutral voltage is represented by .
For the case that

< 1/2, the maximum flux linkage
=

For the case that

in the coupled inductor is

=

≥ 1/2, the maximum flux linkage
=

where E is the dc voltage, and

=

2

(4 − 3)

2
in the coupled inductor is

(4 − 4)

(1 − )

is the switching period.
Ts

Vx1o

(1-D)Ts/2

Vx2o

(1+D)Ts/2

(1-D/2)Ts

DTs/2

Icmax

Ic

①

③

②

④

⑤

(a)
Ts
Vx1o

(1-D)Ts/2

Vx2o

(1+D)Ts/2

DTs/2

(1-D/2)Ts

Icmax

Ic

①

③

②

④

⑤

(b)
Fig. 4-2. Phase-neutral voltage and circulating current patterns, (a)
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< 1/2, (b)

≥ 1/2.

Then, consider a three-level inverter, the carrier based implementation of the popular phase
disposition pulse width modulation (PDPWM) is shown in Fig. 4-3. The modulation reference is
depicted as

∗

and compared with two triangle carriers. The reference can be considered as a

constant in one switching cycle, and is made up by a pure sinusoidal plus a zero sequence offset
as follow
∗

where

represents the pure sinusoidal and

=

represents the zero sequence offset.

As shown in Fig. 4-3, the distance between
∗

distance between
When

When

and the line

(4 − 5)

+

∗

and the line
∗

= −1/2 (when

= 1/2 (when

< 0) is denoted as

∗

≥ 0) or the

.

< 1/2,
=

1
−
2

(4 − 6)

=

1
+
2

(4 − 7)

≥ 1/2,

Combine (4-3) and (4-6), and (4-4) and (4-7), the maximum value of flux linkage

in the

coupled inductor is derived as
=
From (4-8),

has the minimum value when

=

1
22

1
−
2

is maximum.
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(4 − 8)

1
Vx*
1/2

H

0
-1/2
-1
P
O

O

(a)

1
1/2
0
-1/2
Vx*

H

-1
O
N

N
(b)

Fig. 4-3. Carrier based PDPWM implementation for a three-level inverter, (a) reference
(b) reference

∗

< 0.
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∗

> 0,

4.1.2 Optimal Zero Sequence Offset
, the zero sequence

As discussed, to achieve minimum value for the maximum flux linkage
offset

should make

to be maximum. As

that makes the minimum
phases is represented as

in three phases to have maximum value. The minimum

in three

and calculated as

= min( |
Here

is added to all three phases, the objective is to find

+

|−

1
, |
2

|−

+

1
, |
2

+

|−

1
2

(4 − 9)

(X = {A, B, C}) is defined as
=
2
3
4
+
3

=

+

=
where

represents the modulation index and

Then, the optimal zero sequence offset
sweeping

(4 − 10)

indicates the phase angle.
should let

to be maximum.

can be found by

from its minimum value (-1) to its maximum value (+1) for all possible references.

However, this requires too much calculation time and is not practical for online implementation.
The analytical solution is developed as follows.
For better illustration, define the pure sinusoidal voltages as
= max( ,
= mid( ,
=
( ,
Then, the references are represented as
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,
,
,

)
)
)

(4 − 11)

∗

=
=
=

∗
∗

varies. However,

(4 − 12)

> 0, the three phase references will shift up.

First, when the zero sequence offset
impacted when

+
+
+

will be

will achieve maximum value only at several extreme points

of the references. Considering the modulation index range, there are five possible cases.
Case 1: the distance between

∗

and the line

= 1/2 is equal to the distance between

∗

= −1/2, which means,

and the line

1
−(
2

) = (

+

)− −

+

1
2

(4 − 13)

In this case the zero sequence offset is derived as

(

Note that

(

)

∗

=

∗

and

)

= min

+

(4 − 14)

2

> 0 should be met. The maximum

(

Case 2:

)

1
2

−

are at two sides of the line

is
1 3
,
2 2

−

1
2

(4 − 15)

= 1/2 and their distances to the line

=

1/2 are equal, which means,
(

+

)−

1 1
= −(
2 2

+

)

(4 − 16)

In this case the zero sequence offset is derived as

(

The maximum

)

=

1+
2

is
115

(4 − 17)

(

)

= min

Case 3: the distance between

∗

+

1
2

,

3
2

(4 − 18)

+1

= 1/2 is equal to the distance between

and the line

∗

= −1/2, which means,

and the line

1
−(
2

) = (

+

1
) − (− )
2

+

(4 − 19)

In this case the zero sequence offset is derived as

(

The maximum

∗

(4 − 20)

2

is

(

Case 4:

=

)

∗

and

)

= min

1
2

+

−

1 3
,
2 2

−

1
2

(4 − 21)

= 1/2 and their distances to the line

are at the two sides of the line

= 1/2 are equal, which means,
(

)−

+

1 1
= −(
2 2

+

)

(4 − 22)

In this case the zero sequence offset is derived as

(

The maximum

∗

=

)

(1 +
2

(4 − 23)

is

(

Case 5:

)

is equal to the line

)

=

1
2

+

(4 − 24)

= 1, which means,
(

)

=1−
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(4 − 25)

The maximum

(

is
|

= min

)

+1−

|−

1
2

(4 − 26)

< 0, the three phase references will shift down.

Second, when the zero sequence offset
Similarly,

1
, |
2

|−

+1−

will achieve maximum value only at several extreme points of the references. There

are also five possible cases which are similar as the previous discussion and which not be repeated
= 0 could also be an extreme point.

here. In addition, the case

In summary, all the possible optimal zero sequence offset candidates and the corresponding
are analytically derived and summarized in Table 4-1. Then, the optimal zero sequence offset
can be obtained by calculating the maximum

among all the candidates identified in Table 4-1.

Fig. 4-4 illustrates the flowchart to determine

.

Table 4-1. The Optimal Zero Sequence Offset Candidates
>0

when
(

(

(

(

(

(

)

)

)

)

)

= min
=

=

,

+

1
2

−

1 3
,
2 2

+

1
2

,

3
2

+

−

1 3
,
2 2
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−

1
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−

1
2
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2

= min

1
2
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and the Corresponding

Table 4-1 Continued
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1
)
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Start
Determine Vmax, Vmid, Vmin for given M and
Hmax(+)=0, Hmax(-)=0, Hmax=0
i=0
Calculate V0(i+) and
corresponding H(i+)

Calculate V0(i-) and
corresponding H(i-)
No

H(i+)>Hmax(+)?

No

H(i-)>Hmax(-)?

Yes

Yes

V0max(+)=V0(i+), Hmax(+)=H(i+)

V0max(-)=V0(i-), Hmax(-)=H(i-)

i++
No

Yes

i<=6

V0max(+)>V0max(-)?

No

Yes
Vopt=V0max(+), Hmax= Hmax(+)
Yes

Yes ?
V0max(+)=V0max(-)

No

Yes
Vmax>-Vmin?

Vopt=V0max(+), Hmax= Hmax(+)

No

Vopt=V0max(-), Hmax= Hmax(-)

End

Fig. 4-4. Flow chart to determine the optimal zero sequence offset
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.

The optimal zero sequence offset

is actually made up by several segments of the candidates

calculated in Table I and is a function of the modulation index. For example, Fig. 4-5 shows the
optimal zero sequence offset

when modulation index M=0.4. Due to symmetry, only one sixth

of the fundamental cycle needs to be calculated. From Fig. 4-5(c),
(

)

and

(

).

is made up by candidates

Fig. 4-6 shows the optimal zero sequence offset at typical modulation indexes.

θ=2π/3

M=0.4
θ=4π/3

θ=2π

V0(4+)

V0(2+)

Angle θ

(a)
M=0.4
θ=2π/3

θ=4π/3

θ=2π

V0(2-)

V0(4-)

(b)
Fig. 4-5. The optimal zero sequence offset
< 0, (c)

when modulation index M=0.4, (a)

has no limit.
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> 0, (b)

M=0.4
θ=2π/3

θ=4π/3

θ=2π

V0(2+)

V0(2-)

Angle θ

(c)
Fig. 4-5. Continued.

Fig. 4-6. The optimal zero sequence offset

at different modulation indexes.
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4.1.3 Discuss on Neutral Point Voltage Balance
For a three-level NPC inverter, the two dc-link capacitors are connected in series and the two
capacitor voltages need to be balanced. The neutral point (NP) voltage balance strategy with the
proposed modulation method is discussed.
The NP voltage will be influenced when the output current is connected to the NP point. As
shown in Fig. 4-7, point O is the neutral point. If the averaged NP current

in a switching cycle

decreases. If

is smaller than zero,

is larger than zero, the lower capacitor is discharged and
the lower capacitor is charged and
Define

,

, and

increases.

as the phase output currents of the corresponding maximum,

medium, and minimum reference voltages, respectively. To simplify the analysis, the case that the
output voltage and current has the same polarity is analyzed. When the load power factor is not
unity there is a chance that the output voltage and current have different polarity. However, the
analysis method is the same.

Vc1

Vdc
Vc2

+
-

O
+
-

Fig. 4-7. NP in the three-level NPC inverter.
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inp

> 0 and

For unity power factor case,

< 0 is always met while

can be either

larger or smaller than zero.
≥ 0, the average NP current is formed as

When

= (1 −

∗

= (1 −

∗

∗

+ (1 −

)

+

∗

(4 − 27)

< 0, the average NP current is formed as

When

where

)

∗

=

=1+

+
+

,

when

∗

∗

=1+

)

+

∗

+

,

+
∗

∗

=

(4 − 28)
+

when

≥ 0 and

< 0.

From (4-27) and (4-28), compared to no zero sequence offset case, the average NP current
will decrease when

> 0 and will increase when

< 0. Therefore, the NP voltage can be

regulated by the polarity of the zero sequence offset. When ∆ =
voltage, the zero sequence offset should be confined to
sequence offset
confined to

−

> 0, to balance NP

≥ 0 when calculating the optimal zero

. When ∆ < 0, to balance NP voltage, the zero sequence offset should be

≤ 0 when calculating

. A PI controller can be applied to regulate the low

frequency NP voltage ripples slowly. Fig. 4-8 shows the flowchart for NP voltage balance control
with the proposed modulation. This strategy can also be used to suppress the low frequency
circulating current especially the dc offset in the parallel inverters.
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Start
Calculate ΔV=Vc1-Vc2
NP voltage PI controller, output is c
Yes

No

c>0?

Calculate V0(0),V0(1+) to V0(5+) and
corresponding H(1+) to H(5+), then
determine the Hmax(+) and V0max(+)

Calculate V0(0),V0(1-) to V0(5-) and
corresponding H(1-) to H(5-), then
determine the Hmax(-) and V0max(-)

Vopt=V0max(+), Hmax= Hmax(+)

Vopt=V0max(-), Hmax= Hmax(-)

End

Fig. 4-8. Flowchart for NP voltage balance control with the proposed modulation.

4.2 Modulation Methods Comparison
4.2.1 General Method for Circulating Current Prediction
To calculate the circulating currents of different modulation methods, a general method for
circulating current prediction is developed. Although various PWM methods can be applied, the
general circulating current pattern for parallel interleaved inverter is the same as shown in Fig. 42. The circulating current is composed of five segments. For each segment, the slope and duration
time are calculated. Thus, the circulating current can be predicted.
124

Table 4-2. Duration Time and Slope of Each Segment of the Circulating Current
<
Segment
duration
①
②

2

⑤

≥
slope
−

1
( − )
2

duration
(1 − )
2

2

1
2
slope
−

1
( − )
2

0

2
0

(1 − )

③
④

1
2

2
1
( − )
2
2

2
1
( − )
2

0

−

(1 − )
2

2

0

−

2

Table 4-2 summarizes the duration time and slope of each segment of the circulating current of
two parallel interleaved three-level inverters. For different modulation method, the equivalent zero
sequence offset is different, and the duty cycle

will be different. When D is determined, the

circulating current and the flux linkage of the coupled inductor can be predicted.
4.2.2 Modulation Comparison
Five modulation methods including the carrier based SPWM, the carrier based discontinuous
PWM, the nearest three space vector (NTSV) modulation, the common-mode reduction (CMR)
modulation, and the proposed modulation are compared.
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(a)

(b)

(c)

(d)

(e)
Fig. 4-9. The reference (black solid line) and zero sequence offset (red dash line) of different PWM
methods at modulation index M=0.8, (a) SPWM, (b) DPWM, (c) NTSV, (d) CMR, (e) the
proposed modulation.
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(a)

(b)

(c)

(d)

(e)
Fig. 4-10. Calculated circulating currents with different PWM methods at modulation index
M=0.8, (a) SPWM, (b) DPWM, (c) NTSV, (d) CMR, (e) the proposed modulation.
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The modulation references and zero sequence offsets of the carrier based SPWM and DPWM
methods in one switching cycle are shown in Fig. 4-9(a) and Fig. 4-9(b), respectively. For space
vector based PWM, the equivalent reference and zero sequence offset can be calculated. Fig. 49(c) and Fig. 4-9(d) shows the equivalent reference and zero sequence of the NTSV and CMR
modulation methods, respectively. The reference and zero sequence offset of the proposed
modulation method is shown in Fig. 4-9(e). Then, the duty cycle of each modulation method is
calculated and the circulating current pattern in one fundamental cycle are predicted as shown in
Fig. 4-10.
With (4-8), the normalized flux linkage for the five modulation methods are calculated and
summarized as Fig. 11. Note that the curve of NTSV is almost overlapped with the curve of CMR.
From Fig. 4-11, the proposed optimal modulation has the lowest maximum coupled inductor flux
linkage in all modulation indexes. When modulation index is low, the flux linkage of proposed
modulation is reduced to around 50% of that of DPWM, NTSV and CMR methods, and to around
80% of that of SPWM. When modulation index is high, the maximum flux linkage of the proposed
modulation is reduced to around 60% of the flux linkage of SPWM, NTSV and CMR methods.
Then, to further evaluate the performance of the proposed modulation method, power device
loss and coupled inductor loss and output current THD with different modulation methods are
compared using MATLAB/Simulink simulation. A case study is conducted. The parameters for
simulation are the same as Table 4-3 in next section. The power devices loss are calculated using
simulation results and datasheet from device manufacture. Nanocrystalline cut core is selected for
coupled inductor. The MSE method is used for magnetic loss calculation and Steinmetz equations
coefficients obtained is used. Fig. 4-12 summarizes the power devices loss and coupled inductors
loss and current THD of different modulation methods at different modulation indexes.
128

From Fig. 4-12, the loss and THD characteristics of the proposed modulation are similar to
other continuous PWM methods (SPWM and NTSV) as the proposed modulation has continuous
PWM patterns at most modulation indexes. An exception occurs when modulation index M is
around 0.8. As illustrated, the optimal zero sequence offset is made up of several candidates in
Table I. When M is around 0.8, the candidates
sequence offset

( )

and

( )

will be parts of the optimal zero

. The reference will be clamped to (+1) or (-1) in several segments of one

fundamental cycle and shows discontinuous PWM pattern. As can be observed in Fig. 4-12(b), the
switching loss of the proposed modulation is smaller than nearby when M is around 0.8.

Fig. 4-11. Maximum flux linkage comparison with different modulation methods.
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(a)

(b)

(c)

(d)

(e)
Fig. 4-12. Loss and THD comparison of different modulation methods at different modulation
indexes, (a) devices conduction loss, (b) devices switching loss, (c) inductor winding loss, (d)
inductor core loss, (e) current THD.
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4.3 Simulation and Experimental Results
Table 4-3. Parameters for Simulation and Experiments
DC input voltage

300 V

Carrier frequency

60 kHz

Fundamental frequency

400 Hz

MOSFETs

Wolfspeed C3M0065100K

Coupled inductor

VAC nanocrystalline cut core T60102-L2083W156, turns N=16, inductance Lc=860 uH

RL load

L=320 uH, R=10 Ω each phase

Simulation and experiments are conducted on two parallel interleaved three-level active NPC
inverters as shown in Fig. 4-1. The main parameters for the simulation and experiment are listed
in Table 4-3.
4.3.1 Simulation Results
The simulation is conducted using MATLAB/Simulink. Fig. 4-13 shows the voltage and current
waveforms with the proposed modulation at modulation index M=0.8. To verify the NP balancing
control capability of the proposed modulation, the initial voltages of the two dc-link capacitors are
set to different values. Fig. 4-14 shows the results with the proposed modulation and control
strategy illustrated in Fig. 4-8. The voltages of the two dc-link capacitors can be well regulated
and balanced. Fig. 4-15 shows the simulation results of circulating currents with different
modulation methods at modulation index M=0.8. The pattern of the circulating currents match
with the theoretical calculation results in Fig. 4-10. Simulations are also conducted with the five
modulation methods at different modulation indexes to get the loss and THD.
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Fig. 4-13. Waveforms with the proposed modulation. From top to bottom: line voltage and phase
voltage of one inverter, total output current.

Fig. 4-14. Voltages of the two dc-link capacitors.
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(a)

(b)

(c)

(d)

(e)
Fig. 4-15. Simulation results of circulating currents with different PWM methods at modulation
index M=0.8, (a) SPWM, (b) DPWM, (c) NTSV, (d) CMR, (e) the proposed modulation.
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4.3.2 Experimental Results
Fig. 4-16 shows the tested line voltage and phase voltage of one inverter, and total output
current waveforms with the proposed modulation at modulation index M=0.8. Fig. 4-17 shows the
voltages of two dc-link capacitors when the NP point is floating.
The output currents of the two parallel interleaved inverters and the circulating current are
measured at different modulation index. Fig. 4-18 and Fig. 4-19 shows the waveforms at M=0.8
and M=0.4, respectively. The circulating current pattern and value match with theoretical analysis.
Other four modulation methods mentioned above are also implemented in experiments. Fig. 20
shows the circulating current comparison with these different modulation methods, all at the
condition modulation index M=0.8. Comparing Fig. 4-20 with Fig. 4-10 and Fig. 4-13, the
circulating currents match well with theoretical calculation and simulation results.

Vab 250V/div
Va1 250V/div

Ia 10A/div
Fig. 4-16. Waveforms with the proposed modulation. From top to bottom: line voltage, phase
voltage of inverter 1, total output current.
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Vdc1,Vdc2 50V/div

Fig. 4-17. Voltages of the two dc-link capacitors.

Ia1 5A/div

Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div

(a)

Ia1 5A/div
Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(b)
Fig. 4-18. (a) Output currents (Ia1 and Ia2) of two interleaved inverters and circulating current
(Icir) at M=0.8, (b) Zoom in waveforms.
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Ia1 5A/div
Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(a)

Ia1 5A/div
Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(b)
Fig. 4-19. (a) Output currents (Ia1 and Ia2) of two interleaved inverters and circulating current
(Icir) at M=0.4, (b) Zoom in waveforms.

From (4-8), the maximum flux linkage is proportional to the maximum circulating current. The
maximum circulating current value with the five modulation methods at different modulation
indexes are measured and summarized as shown in Fig. 4-21. The results match the trends
illustrated in Fig. 4-11. The proposed modulation method has the lowest maximum flux linkage in
all the modulation methods. The maximum flux linkage reduced to around 60% of that of other
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modulation methods in high modulation index range. The output current THD with the five
modulation methods are also measured and summarized in Fig, 4-22. The proposed modulation
method has similar THD behavior as other continuous PWM methods.

Ia1 5A/div

Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(a)

Ia1 5A/div

Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(b)
Fig. 4-20. Circulating currents with different PWM methods at M=0.8, (a) SPWM, (b) DPWM,
(c) NTSV, (d) CMR, (e) the proposed modulation.
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Ia1 5A/div

Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(c)

Ia1 5A/div

Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div
(d)
Ia1 5A/div

Ia2 5A/div

Ia1-Ia2=2Icir 0.5A/div

(e)
Fig. 4-20. Continued.
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Fig. 4-21. Maximum circulating currents with different modulation methods.

Fig. 4-22. Output current THD with different modulation methods.
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4.4 Conclusion
This chapter aims to minimize the flux linkage in the coupled inductor for parallel interleaved
three-level inverters. A carrier based PWM method is proposed which could achieve the lowest
maximum flux linkage in the coupled inductor. This modulation method is realized by injecting
an optimal zero sequence offset to the sinusoidal modulation. The optimal zero sequence offset is
made up by several zero sequence candidates and is a function of modulation index. The proposed
modulation method has the capability to balance the neutral point voltage for three-level NPC
inverter.
The proposed modulation method is compared with other popular carrier based and space vector
based PWM methods for three-level inverter. When modulation index is low, the flux linkage of
proposed modulation is reduced to around 50% of that of DPWM, NTSV and CMR methods, and
to around 80% of that of SPWM. When modulation index is high, the maximum flux linkage of
the proposed modulation is reduced to around 60% of the flux linkage of other modulation methods.
The proposed modulation method has similar loss and THD characteristics as other continuous
PWM methods.
The effectiveness of the proposed modulation method is verified by simulation and
experimental results on two parallel interleaved three-level active NPC inverters. The proposed
modulation method is suitable for coupled inductor in the applications where the switching
frequency is relatively low and the coupled inductor design is governed by saturation of the
magnetic core.
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5. Inverter and Filter Topology to Reduce CM Noise for ThreeLevel Inverter
EMI filter is required in inverter system to suppress EMI noise and pass EMI standards. Bulk
EMI filter is one of the main barrier for achieving high power density. One effective approach to
reduce the required EMI filters is to reduce EMI noise. This chapter investigates inverter and filter
topology to reduce CM noise for three-level inverter. The three-level fourth-leg inverter topology
is developed for CM noise reduction. An impedance balance filter topology is proposed to reduce
CM noise for aircraft motor drive application where both dc and ac sides need to pass EMI
standards.

5.1 Three-Level Fourth-leg Topology
The fourth-leg topology was first used by Julian et al. to reduce CMV and CM noise. A fourthleg and a fourth phase LC filter are inserted into the two-level inverter. The zero vector is not used
in the modulation to achieve zero CMV. This section investigates the fourth-leg for CM noise
reduction in three-level inverters. Unlike the case in two-level inverters, the nearest three vectors
can be maintained to synthesize the reference while achieving zero CMV in three-level inverters
with the fourth-leg.
5.1.1 Topology and Modulation
The three-level active NPC inverter with the fourth-leg topology is shown in Fig. 5-1 [219].
Similar to the two-level inverter, the fourth-leg is connected to the three main phases through a
fourth phase LC filter. To achieve zero CMV, the summation of the four phase-legs voltages
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should be zero as (5-1), and the fourth phase LC filter parameters should be identical to the three
phase LC filter as (5-2).
+

+

+

= ,

(5 − 1)

=0

(5 − 2)

=

In a two-level inverter, when the zero vector - PPP and NNN as shown in Fig. 5-2 - are applied,
a two-level fourth-leg output voltage, which only has two states P or N, cannot compensate the
voltage summation of three phases and meet (5-1).

Fourth-leg

P

Motor Model

+
-

Lm Rm
Vg

L
O

Va

Vc

Vb

Vf

+
-

Lf
Cf

N

Fig. 5-1. Three-level active NPC inverter with the fourth-leg.
NPN

PPN

II
I

III

PPP
NNN

NPP

PNN
VI

IV
V

NNP

Fig. 5-2. Space vectors for a two-level inverter.
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C
Vn

Cg

However, the situation in the three-level inverter is different. Fig. 5-3(a) shows the space
vectors for three-level SVM. The small and zero vectors have redundant switching states. By
appropriately selecting the redundant switching states, (5-1) can be met in all the sectors. Fig. 53(b) shows the vector details of sector I. The space vector arrangement of large sector 1 for the
three main phases and the fourth-leg are illustrated as shown in Fig. 5-4. The space vector
arrangement of sector II to sector VI are similar and will not be repeated here. In order to meet (55), the redundant switching state with lower CMV will always be selected (for example, POO is
selected instead of ONN). Therefore, the modulation scheme of the three main phases is actually
the same as the CMR scheme. Three nearest space vectors are used to synthesis the reference, and
the max modulation index is the same as conventional SVM. One phase has no switching action
in every switching circle, so the switching loss will be reduced compared to the conventional SVM.
For the fourth-leg, it has four switching actions in every switching circle. The dwell time of vectors
for the fourth-leg follows the three main phases. No extra calculation is need in the digital
controller for the gating control of the fourth-leg.

OPN

NPN

II

PPN

III

Vsub6 PPN

4
OPO
NON

NPO

PPO
OON

PON

I

subsector 4

3
OOO
PPP
NNN

OPP
NOO

NPP

1

2
POO
ONN

PPO
Vsub3 OON

PNN

I
Vsub5
PON

subsector 3
IV

OOP
NNO

NOP

NNP

ONO
POP

V ONP

PNO

VI

subsector 1
OOO
PPP
POO
NNN Vsub1
Vsub2 ONN

PNP

(a)

(b)

Fig. 5-3. (a) Space vectors a for three-level inverter, (b) vectors of sector I.
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subsector 2
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(d)

Fig. 5-4. Space vector arrangement for three main phase legs and the fourth-leg in sector I, (a)
subsector 1, (b) subsector 2, (c) subsector 3, (d) subsector 4.
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150 kHz

Fig. 5-5. Insertion gain amplitude versus frequency.

The CM noise attenuation performance of the four-leg topology is investigated. With the fourthleg added, based on the basic circuit theory, the transfer function from the motor neutral point
voltage

to the fourth-leg output voltage
1=
=4

=

12
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−4
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can be derived as (5-3).
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Hence, the insertion gain IG can be defined as

145

=−
1
3

3
(5 − 4)

=

1
12
=
2

+

1
+

+

(5 − 5)

+1

The insertion gain amplitude is plotted as shown in Fig. 5-15. In the EMI frequency range (150
kHz to 30 MHz), the amplitude of the insertion gain is significantly reduced, which means

and

CM noise current will be significantly reduced when the fourth-leg is applied.
5.1.2 Experimental Results
A SiC-based three-level ANPC inverter is constructed for experimental verification as shown
in Fig. 5-6. The main parameters of the inverter are summarized in Table 5-1.

Phase A

Phase B

Phase C

Fourth-leg

La
Lb

Lf

Lc
Power Stage

LC Filters

Fig. 5-6. The three-level active NPC inverter.
Table 5-1. Main Parameters of the Inverter
DC input voltage

200V

Fundamental frequency

400 Hz

Carrier frequency

60 kHz

SiC MOSFETs

C3M0065100K

LC filters

L=390 uH, C=0.47 uF
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Line to line output voltage 125V/div

Three phase output currents 5A/div

Fig. 5-7. Inverter output line to line voltage and three phase currents.

Va

100V/div

Vb
Vc
Va+Vb+Vc Vf

(a)

100V/div

Va+Vb+Vc

Vf

(b)
Fig. 5-8. (a) Three phase output voltage, their summation, and the fourth-leg output voltage, (b)
zoom in waveforms.
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Fig. 5-7 shows the three-level ANPC inverter output line voltage and three phase currents,
which is the operating point for EMI noise test. Fig. 5-8(a) shows the three phase output voltages
,

,

, their summation

+

+

, and the fourth-leg output voltage

. Fig. 5-8 (b) is the

zoom in waveforms. From Fig. 5-8(b), the voltage of the fourth-leg cancels out with the three
phase voltages summation, so (5-1) is met.
The comparison between the measured CM EMI noise without the fourth-leg and with the
fourth-leg are shown in Fig. 5-9. It can be observed that the CM noise is significantly reduced with
the fourth-leg applied. Specifically, at the first noise peak (3rd carrier harmonic, 180 kHz) in the
EMI frequency range, the CM noise has been reduced by ~25 dB. In the ideal case, the CM noise
current will be eliminated. However, as can be observed in Fig. 5-8(b), the rising/falling edge of
the fourth-leg does not exactly overlap with the falling/rising edge of the three phase voltage
summation. More accurate gate signal tuning method can be considered to improve the CM noise
attenuation performance.

150 kHz

Fig. 5-9. Tested CM noise comparison w/ and w/o the fourth-leg.
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5.1.3 Discuss on Alternative Fourth-leg Filter Structure
As discussed above, the fourth-leg of three-level NPC inverter can compensate the CMV
generated by the three main phase legs. The voltage generated by the fourth-leg needs to be
injected to the main circuit through a certain filter network.
The first fourth-leg filter structure considered is LC type DM filter. As shown in Fig. 5-1, both
the three main phase legs and the fourth-leg need a single stage LC filter to be connected together.
The benefit of this filter structure is that it can make use of the DM filters existing in the main
circuit when DM filters are necessary. For example, for motor drive in aircraft application, the
inverter ac output is connected to the motor through long cables and needs to meet DO-160 EMI
standards. DM LC filters are required to suppress the DM EMI noise. Hence, the main circuit LC
filters are not dedicated filters for the implementation of the fourth-leg circuitry.
However, two limitations exist with the DM filter structure. The first limitation is the limited
DM filter type can be employed. For example, an LCL filter may be optimal for the three phase
inverter DM noise reduction. But the fourth-leg is not able to be connected to the three main phase
through a LCL filter. If the three main phases still use the LCL filters and the fourth-leg uses a LC
filter, the CM noise reduction performance will be significantly reduced. The second limitation is
that the fourth-leg is coupled with the main circuit power level. The fourth-leg filter parameters
are exactly the same as the three main phase legs DM filters, which means that the current ripple
of the fourth-leg is at the same level as the current ripple of the three main phases. For high power
applications, the losses in the fourth-leg devices are high, and the size of the fourth-leg LC filter
is large.
The second fourth-leg filter structure considered is a common-mode transformer (CMT). As
shown in Fig. 5-10(a), the fourth-leg is connected to the main circuit through a CMT. Fig. 5-10(b)
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shows the simplified CM equivalent circuit. Compared to the first filter structure, this filter
structure is independent of the main circuit DM filter structure. However, as the CMT is cascade
in the main circuit, the fourth-leg is still coupled with the main circuit power level. Also, the CMT
is complicated. For high power applications, the losses in the fourth-leg devices are high, and the
size of the CMT is large.
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Fig. 5-10. (a) Fourth-leg connected to three main phases through a CMT, (b) simplified CM
equivalent circuit.
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To decouple the fourth-leg from the main circuit power level, a filter structure is proposed as
shown in Fig. 5-11. In Fig. 5-11(a), the voltage generated by the fourth-leg is connected to an
impedance (R or RC, indicated by Z in Fig. 5-21) network. Point B is connected to the motor frame,
which is usually grounded. Fig. 5-11(b) shows the CM equivalent circuit. When
than

is much large

, which can usually be satisfied as the CM current flowing through the motor is very small,

voltage

is almost one third of the voltage

generated by the fourth-leg. Then, the potential

of point A and B is the same, no CM voltage is applied to the motor.
The fourth-leg with the impedance network is not directly connected to the main circuit, and
the current of the fourth-leg is determined only by the impedance network. Hence, the proposed
filter structure is independent of main circuit DM filter, and it decouples the fourth-leg from the
main circuit power level. As the potential of point A and B is same as the ground and considered
as zero, point O becomes a pulsating point, and a CM filter is needed in the dc side.
In conclusion, the first fourth-leg filter structure is suitable for a main circuit that DM filter
exists and DM filter type can be implemented on the fourth-leg. The second fourth-leg filter
structure can be employed to the main circuit where DM filter is not needed or DM filter type
cannot be implemented on the fourth-leg. The proposed fourth-leg filter structure is independent
of the main circuit DM filter and decouples the fourth-leg from the main circuit power level. Hence,
it is suitable for high power applications. However, a CM filter in the dc side is required.
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Fig. 5-11. (a) Proposed fourth-leg connected filter, (b) simplified CM equivalent circuit.

5.2 Impedance Balancing Filter Topology
5.2.1 Existing Impedance Balancing Circuit for DC side CM Noise Reduction
The impedance balancing circuit for dc side CM noise attenuation is suitable for motor drive
applications where only the dc side needs to pass EMI standards. Fig. 5-12 shows such a motor
drive system with the dc side impedance balancing circuit.
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and

are the dc side conventional

CM filters. An additional inductor

is connected between the dc and ac side to establish the

impedance balancing bridge. The simplified CM equivalent circuit is shown in Fig. 5-13. The
inverter CM noise source is modeled as
capacitor

, and

, the motor and cable CM impedance is modeled as a

denotes the dc side CM capacitance including CM capacitor and power

stage parasitic capacitance. These components form an impedance bridge, and the dc side line
impedance stabilization networks (LISNs) CM impedance is in the middle of the bridge.
The CM current flowing through the LISNs will theoretically be zero if the bridge impedance
meets
=

(5 − 6)

Since the motor and cable CM impedance is one of the branches which establish the dc side
impedance balancing bridge, its impedance characteristic will influence the CM noise reduction
performance of the impedance balancing circuit. The impedance bridge can be well balanced only
when the motor and cable CM impedance can be modeled as a constant value capacitor. An
improvement can be made as shown in Fig. 5-14. A three phase CM capacitor
with the motor and cable.
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Fig. 5-12. Dc side impedance balancing circuit.
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Fig. 5-13. Simplified equivalent CM circuit.
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Fig. 5-14. Improvement of the dc side impedance balancing circuit.
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If the impedance meets the relationship
(5 − 7)

≪
Then, the impedance behavior of this branch largely depends on capacitor

instead of the

motor and cable impedance. Hence, (5-6) can be met in a wider EMI frequency range, and the
effectiveness and noise reduction performance of the dc side impedance balancing circuit will be
better. A small auxiliary inductor

can be inserted into the ac side to eliminate the influence

of the additional ac side CM capacitor on switching speed. A small air core auxiliary inductor can
effectively help to achieve faster switching and reduce switching loss without much loss penalty.
Also, the auxiliary inductor is capable of mitigating motor side terminal overvoltage, leakage
current, and so on.
5.2.2 Analysis of Motor Drive with Input and Output CM Filters
Fig. 5-15 shows the dc-fed three phase motor drive system with both input and output EMI
filters. CM noise conducts in the same direction of each phase and flows to the ground through
motor parasitic capacitance and the ac side EMI filter, and then flows back to the noise source
through the line impedance stabilization networks (LISNs) and the dc side EMI filter. As shown
in Fig. 5-15, CM noise current is measured at both the input and output of the inverter system. The
dc side CM noise current is defined as
noise current is defined as

_

=(

+

_

=(

+

)/2 and the ac output motor side CM

+ )/3. Both the dc and ac sides EMI noise current

need to meet EMI standards.
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Fig. 5-15. Dc-fed motor drive system with input and output EMI filters.
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Fig. 5-16. CM equivalent circuit with one stage LC filter at both the dc and ac sides.

The dc and ac side CM noise current share the same propagation path and are coupled with each
other, which makes the CM noise reduction more complex. Fig. 5-16 shows the CM equivalent
circuit for a single stage LC filter applied to both the dc and ac sides. The CM impedance of the
LISNs is represented as

_

. Motor and cable CM impedance is represented as

_

.

CM noise current flowing through the ac side motor and dc side LISNs can be reduced by
increasing the conventional CM filter inductance or capacitance. However, increasing CM
capacitance on one side will decrease CM noise current on this side but increase CM noise current
on the other side. For example, when the ac side CM capacitance increases, CM noise flowing to
the motor decreases. But the entire loop CM impedance decreases, and CM current flowing to the
dc side LISNs increases. Also, the total capacitance that can be applied to the system is limited by
system leakage current requirement. On the other hand, increasing CM inductance increases the
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entire loop CM impedance and thus reduces both the dc and ac sides CM noise. However, unlike
capacitors which only conduct high frequency harmonics, the inductors are in the main current
conduction path and are usually bulky since a large core and winding should be used to deal with
the main current produced leakage flux density and power loss. Increasing the inductance may
significantly degrade system efficiency and power density, especially in high power converter
systems. Therefore, it is desired to develop new EMI techniques which can reduce both the dc and
ac sides CM noise in a power converter system where both sides need to pass EMI standards, and
in the meantime, reduce the required inductance of the conventional CM inductors.
5.2.3 Proposed Impedance Balancing Circuit
The proposed impedance balancing circuit for CM noise reduction is shown in Fig. 5-17 [220].
Unlike the impedance balancing circuit for the dc side CM noise reduction, two auxiliary branches
are added: one branch consists of an inductor

connecting ac side and the ground (

block the fundamental and low frequency components and
another branch is a capacitor

is used to damp the resonance);

connecting the ac and dc sides through the ac side DM

capacitors Y connection point and dc-link cap midpoint. The components
and

is used to

are conventional filters of the dc and ac sides.
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Fig. 5-17. Proposed impedance balancing circuit.

(a)

(b)
Fig. 5-18. (a) CM equivalent circuit. (b) Simplified CM equivalent circuit.
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First, the influence of the proposed impedance balancing circuit on the ac motor side CM noise
current is investigated. Fig. 5-18(a) shows the CM equivalent circuit of the inverter system. In the
EMI frequency range (150 kHz ~ 30 MHz), the impedance relationship satisfies
≫

+

≪

+

_

(5 − 8)

≫

Hence, the CM equivalent circuit can be simplified to the circuit shown in Fig. 5-18(b). The
four components

,

,2

, and

establish an impedance bridge. If the impedance

bridge meets the relationship
(5 − 9)

=

= 0). Thus, CM current flowing through

The potentials of points A and B are the same (i.e.,

the ac side motor can theoretically be zero. (5-9) can be simplified, as,
=

(5 − 10)

2

Therefore, for ac side CM noise reduction, the impedance balancing circuit parameters should
meet (5-10) to maximize the ac side CM noise reduction performance. Note that the motor CM
impedance is not involved, as shown in (5-10). The noise reduction performance of the impedance
balancing circuit is only determined by

,

,

, and

. Hence, the CM noise

reduction performance is not dependent on motor and cable models. It is not necessary that the
motor CM model must behave like a constant value capacitor in a wide EMI frequency range.
Next, the influence of the proposed impedance balancing circuit on the dc LISN side CM noise
is analyzed. Without the impedance balancing circuit (the added two auxiliary branches), the CM
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current path flowing through the LISN is shown in Fig. 5-19(a). With the impedance balancing
circuit, in the ideal case, the impedance bridge is perfectly balanced and no current will flow
through the motor CM impedance. The motor CM impedance branch can be considered as open
circuit. The CM current path flowing through the LISN is shown in Fig. 5-19(b). To reduce CM
current flowing to the LISNs, the propagation path impedance with impedance balancing circuit
should be larger than that without the impedance balancing circuit,
>

+

(5 − 11)

Define the impedance balancing circuit ratio n as
=

=

2

(5 − 12)

To meet (5-15), the ratio n should at least satisfy
>1

(5 − 13)

With larger n, CM current flowing through the LISNs will be smaller. Considering that the
impedance bridge may not be perfectly balanced over all the frequency range, there is CM current
flowing through the LISNs. Then, the CM current path flowing through the LISNs is shown in Fig.
5-19(c). The auxiliary capacitor

will help to bypass CM noise current. With larger n,

is larger, more CM current will be bypassed. Therefore, with larger impedance balancing
circuit ratio n,

and

, which both help to reduce CM noise current flowing through the

LISNs, will be larger, and as a result, better dc side CM noise reduction performance is achieved.
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Fig. 5-19. (a) LISN CM current conduction path w/o impedance balancing circuit; (b) LISN CM
current conduction path w/ impedance balancing circuit; (c) LISN CM current conduction path
considering the impedance bridge is not perfectly balanced.
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Therefore, for dc side CM noise reduction, the impedance balancing circuit parameters should
meet (5-13), and better dc side CM noise reduction performance can be obtained with larger
impedance balancing circuit ratio n.
In conclusion, the proposed impedance balancing circuit can reduce both the ac motor side and
the dc LISN side CM noise if the design criteria are met. The ac side motor CM impedance is in
the middle of the impedance bridge, and no CM current flows to the motor since the CM current
of the impedance bridge branches cancel with each other if the bridge is well balanced. The
impedance bridge also changes the propagation path impedance of the CM noise current flowing
to the LISNs, and thus reduce the dc side CM noise.
5.2.4 Noise Attenuation Performance Modeling and Analysis
The CM noise attenuation performance of the proposed impedance balancing circuit is analyzed.
The impedance bridge analysis above does not consider the power stage capacitive coupling to the
ground. Considering this parasitic capacitance, the CM equivalent circuit is now modified as the
circuit in Fig. 5-20.

Csw_dc
Csw_ac
Cr

ZLISN_cm Lcmdc

Rr Lr
B
ZMotor_cm
A
Lcmac

Vcm

2Ccmdc
3Cdmac

Creturn

Fig. 5-20. CM equivalent circuit considering power stage parasitic capacitance.
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The ac side power stage parasitic capacitance and the dc side power stage parasitic capacitance
are presented as

_

and

_

, respectively. The ac side power stage parasitic capacitance is
and dc side power stage parasitic capacitance is in parallel

in parallel with the auxiliary inductor
with the dc side CM capacitor

.

The impedance relationship in (5-9) is modified to
(5 − 14)

=
≈

where the impedance

||

_

≈

and

||

_

.

Usually the dc and ac sides power stage parasitic capacitance are in the tens or hundreds of
pico-farad range, and the dc side CM capacitors are in several nanofarads range. The dc side CM
capacitor is much larger than dc side power stage parasitic capacitance, so
same as

is nearly the

. Hence, the dc side power stage parasitic capacitance will not influence the CM

noise attenuation performance of the impedance balancing circuit. However, at the ac side, in the
interested EMI frequency (150 kHz ~ 2 MHz) range, when
mainly depends on
and comparable to

Lr

is not very large,

. But if the impedance balancing ratio n is very large,
_

, then

is limited by

_

≪

_

,

is very large

and will not increase as much as

.

The relationship in (5-14) cannot be met and the impedance bridge will not be well balanced.
Theoretically, the ac side CM noise is zero if (5-14) is satisfied over all the EMI frequency
range. In fact, due to the physical implementation of EMI filters and the parasitics of both power
stage and CM filters, the left side and right side of (5-14) cannot be identical in the interested EMI
frequency range, and some difference always exists.
To quantify the impact of imperfectly balanced impedance bridge on the ac side CM noise
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attenuation performance, an analytical model is provided. Defining the insertion gain IG as
(5 − 15)

=
where

and

are the CM current flowing to the motor without and with the impedance

balancing circuit, respectively. The CM equivalent circuit in Fig. 9 can be simplified to the circuit
=(

shown in Fig. 5-21. The impedances
+

||

||

_

+

=

,

) ||

+
+

_

+

+

+

=

.

is
(5 − 16)

+

−
+

+

,
_

1

With the impedance balancing circuit, the motor CM current
=

=

=

, and

Without the impedance balancing circuit, the motor CM current
=

,

can be expressed as

+

+

+
(5 − 17)

Hence, the insertion gain can be expressed as an equation of the five impedances
IG =

(
+

+

−
+

)(
+

+

+
+

)
+

+
(5 − 18)
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Z2

Zm
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Vcm

Fig. 5-21. Simplified CM equivalent circuit.
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Z4

All five impedances can be measured or calculated. With (5-18), the noise attenuation
performance of the ac side CM impedance balancing circuit can be quantified. Also, the influence
of the different components of the impedance bridge (such as the power stage parasitic capacitance)
on the CM noise attenuation performance can be evaluated. The modeling use the same parameters
in the experiment. For simplification, only the CM inductor

and the auxiliary inductor

use measured impedance curve data since these Nanocrystalline core inductors have frequencydependent and non-linear characteristics in the interested EMI frequency range. Impedance of
other components shown in Fig. 5-21 are regarded to be ideal inductors or capacitors. The power
stage capacitive coupling to ground are considered. The measured ac side parasitic capacitance is
around 76 pF. Fig. 5-22 shows the calculated insertion gain curve. At the switching frequency
point (280 kHz), the predicted ac CM noise attenuation with the impedance balancing circuit is 19
dB. From the insertion gain curve, above 1 MHz, the CM noise attenuation performance is limited,
which also matches previous experiment results.
Then, to demonstrate the influence of power stage parasitic capacitance on CM noise
attenuation, insertion gain curves with different ac side power stage parasitic capacitance and dc
side power stage parasitic capacitance are calculated and plotted as shown in Fig. 5-23(a) and Fig.
5-23(b), respectively. From Fig. 5-23(a), the ac side CM noise attenuation performance of the
impedance balancing circuit decreases when the ac side power stage parasitic capacitance
increases. Specifically, at the 280 kHz switching frequency point, the CM noise attenuation is 21.3
dB, 18.5dB, and 16.2 dB when the ac side power stage parasitic capacitance is 50 pF, 100 pF and
150 pF, respectively. From Fig. 5-23(b), the ac side CM noise attenuation nearly does not change
when the dc side power stage parasitic capacitance changes. The three insertion gain curves
overlap with each other. All the results match the analysis presented above.
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Fig. 5-22. Insertion gain curve.
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(b)
Fig. 5-23. (a) Insertion gain curves at different ac side power stage parasitic capacitances. (b)
Insertion gain curves at different dc side power stage parasitic capacitances.
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5.3 Experimental Results and Analysis
A silicon carbide MOSFET based active NPC inverter is constructed for experimental
verification of proposed method. In this case study, 3 kHz fundamental frequency and 280 kHz
switching frequency are selected. The proposed impedance balancing circuit shown in Fig. 5-17
is applied. The inverter system conventional CM filter parameters are
mH and

=500 uH,

=2.1

=2 nF. Fig. 5-24 shows the inverter hardware platform and the inverter output

voltage and current waveform.

Controller
LISNs

Power Stage

EMI Filters

Phase output current 2.5A/div

Line to line output voltage 250 V/div

Fig. 5-24. Inverter platform and voltage/current waveforms.

167

5.3.1 Impedance Balancing Circuit Design to Reduce Only AC side CM Noise
According to the analysis, (5-10) should be met for the ac motor side CM noise reduction. The
impedance balancing circuit ratio is first selected as n=1 for the sake of principle verification. Then,
the impedance balancing circuit parameters are determined as
the damping network parameters

=200 Ohm and

=500 uH and

=4 nF (with

=4 nF). In this case, the ac side CM noise

attenuation can be expected, and the dc side CM noise will not be decreased. The comparison
experiments are conducted without the impedance balancing circuit (having only the conventional
CM filter

,

and

as shown in Fig. 5-17) and with the impedance balancing circuit

(having the conventional CM filter
circuit branches

and

,

,

and the added two impedance balancing

as shown in Fig. 5-17).

The CM noise current test results are shown in Fig. 5-25. From Fig. 5-25(a), when the
impedance balancing circuit is applied, 10 ~ 20 dB ac side CM noise attenuation has been achieved
in the 150 kHz to 1 MHz frequency range, and around 18 dB attenuation is obtained at the
switching frequency noise peak. In the lower frequency range from 10 kHz to 150 kHz, the
impedance balancing circuit also helps to reduce CM noise. From Fig. 5-25(b), no CM noise
attenuation can be observed in the dc side. These results match the theoretical analysis.

168

18dB

(a)

(b)
Fig. 5-25. CM EMI noise with and without the impedance balancing circuit at n=1, (a) ac side, (b)
dc side.
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5.3.2 Impedance Balancing Circuit Design to Reduce both AC and DC Sides CM Noise
Both (5-10) and (5-13) should be met to reduce both the ac and dc sides CM noise. Therefore,
the impedance balancing circuit is selected with n=4. Then, the impedance balancing circuit
parameters are determined as

=2 mH and

=16 nF. The comparison experiments are

conducted. Fig. 5-26(a) shows the ac side CM noise current spectrum. Similarly, as previous case
where n=1, 10~20 dB noise attenuation has been achieved in the 150 kHz to 1 MHz frequency
range, and around 18 dB attenuation is obtained at the switching frequency noise peak when the
impedance balancing circuit is applied. Fig. 5-26(b) shows the dc side CM noise current spectrum.
With the impedance balancing circuit, 5~15 dB noise attenuation has been achieved in the 150
kHz to 1 MHz frequency range, and around 10 dB attenuation is obtained at the switching
frequency noise peak. These results match the theoretical analysis.
The impedance balancing circuit ratio n is further increased to be n=8 to demonstrate the
influence of an increased ratio. Then, the impedance balancing circuit parameters are determined
as

= 4 mH and

=32 nF. Fig. 5-27(a) shows that, at the switching frequency noise peak

(280 kHz), 15 dB noise attenuation is obtained for ac side CM noise when the impedance balancing
circuit is applied. Compared to the case where n=1 and n=4 (the ac side CM noise attenuation at
the switching frequency peak is 18 dB for the two cases), the CM noise attenuation decreases
slightly. This is because the ac side power stage parasitics begin to influence the performance of
the impedance bridge when the impedance balancing circuit ratio n=8. However, the degradation
is still very small at n=8. More performance degradation can be expected if the ratio n is further
increased. Fig. 5-27(b) shows the dc side CM noise current spectrum, at the switching frequency
noise peak, 14 dB attenuation has been achieved when the impedance balancing circuit is applied,
which is larger than the case when n=4 (10 dB in this case). These results also match the analysis.
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18dB

(a)

10dB

(b)
Fig. 5-26. CM EMI noise with and without the impedance balancing circuit at n=4, (a) ac side, (b)
dc side.
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Fig. 5-27. CM EMI noise with and without the impedance balancing circuit at n=4, (a) ac side, (b)
dc side.
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From Fig. 5-25, Fig. 5-26 and Fig. 5-27, it can be found that the ac side impedance balancing
circuit only slightly alters the EMI noise level above 1 MHz. This is because in the MHz frequency
range, the adverse effect of the power stage parasitic capacitances begins to influence balancing
performance of the impedance bridge. Also, the parasitics of EMI filters in the impedance bridge,
such as the equivalent parallel parasitic capacitance (EPC) of the CM inductor, cannot be neglected
in the high frequency range. The impedance bridge is not balanced well and (5-10) is not met in
the high frequency range. To improve the high frequency performance of the impedance balancing
circuit, from physical design point of view, the power stage parasitic capacitance and passive filter
parasitics need to be well controlled and reduced.
5.3.3 Comparison to the Conventional CM Filter
Experiment results show that the proposed impedance balancing circuit can effectively reduce
both the dc and ac sides CM noise. This indicates that the required inductance of the conventional
CM inductor can be reduced to get the same CM noise level. Compared to the design case n=4, to
get the same ac and dc sides CM noise at the switching frequency noise peak without the
impedance balancing circuit, the ac side CM inductance need to be increased to
Experiments are conducted to verify this.
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=3.43 mH.

(a)

(b)
Fig. 5-28. CM EMI noise comparison: with 500 uH inductor and impedance balancing circuit, and
with the increased 3.43 mH CM inductor, (a) ac side. (b) dc side.
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Fig. 5-28(a) shows the ac side CM noise comparison with the 500 uH inductor and the
impedance balancing circuit, and with the increased 3.43 mH CM inductor. Specifically, at the 280
kHz switching frequency point, the noise level with the 500 uH CM inductor and the impedance
balancing circuit is 41 dB, and the noise level with the 3.43 mH CM inductor is around 45 dB. Fig.
5-28(b) shows the dc side CM noise comparison. At switching frequency point, the CM noise
current of the case with 500 uH CM inductor and the impedance balancing circuit is almost the
same as the CM noise current of the case with 3.43 mH CM inductor. In conclusion, to achieve
the same CM noise level, the ac side CM inductance can be reduced by approximately a factor of
7 with the proposed impedance balancing circuit.
The inductor loss of the two cases are estimated and summarized in Fig. 5-29. As the impedance
balancing circuits are not in the power current conduction path and conduct only the CM noise
current, their losses are very small compared to the conventional CM filters. The power loss of the
impedance balancing circuit auxiliary inductor is 7.8% of the 500 uH ac side CM inductor. Also,
the power loss of the 500 uH inductor plus the auxiliary inductor is 62.5% of the loss of the 3.43
mH inductor. Note that in this case study, the power current is relatively small, and the core loss
takes a large portion of the total CM inductor loss. If the converter power current increases, the
copper loss and total loss of the ac side CM inductor increases, but the loss of the auxiliary inductor
will not change much as it only conducts CM noise current. Then, the loss ratio between the
auxiliary inductor and the conventional CM inductor will be even smaller. Hence, the impedance
balancing circuit is more effective and promising for high power applications.
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Fig. 5-29. Loss of the 500 uH CM inductor, auxiliary inductor and the 3.43 mH inductor.

5.4 Conclusion
This chapter investigates inverter and filter topology to reduce CM noise for three-level inverter.
First, the fourth-leg strategy is applied to the three-level inverter fed motor drive for CM noise
reduction. Unlike the case in two-level inverters, the nearest three vectors can be maintained to
synthesize the reference while zero CMV can be achieved at the same time. Alternative fourth-leg
filter structures are investigated. Experiments conducted on a three-level NPC inverter show that
with the fourth-leg and presented modulation scheme applied, the CM noise has been significantly
reduced, and ~25 dB attenuation can be observed at the first noise peak in the EMI frequency range.
Second, an impedance balancing circuit is proposed for dc-fed motor drive where both the dc
source side and ac motor side need to meet EMI standards and require EMI filters. The CM noise
reduction performance of the proposed method does not depend on motor and cable models. The
topology, design criteria, and performance evaluation model are developed and illustrated.
Experiment results shows that both the ac and dc side can achieve 10~20 dB CM noise attenuation
in the 150 kHz to 1 MHz frequency range. Specifically, at the switching frequency noise peak
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point, 18 dB ac side attenuation and 10 dB dc side attenuation have been achieved when impedance
balancing circuit ratio is selected as n=4, and 16 dB ac side attenuation and 14 dB dc side
attenuation have been achieved when n=8 is selected. The required CM inductance of the
conventional ac side CM inductor significantly reduced from 3.43 mH to 500 uH in the experiment.
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6. CM Inductor Modeling, Analysis, and Design Optimization for
Three-Level Inverter
To reduce the required EMI filter, one approach is to reduce the EMI noise in the power inverter
system as discussed in last chapter, another approach is EMI filter design optimization. CM
inductor is one of the dominant weight contributors of EMI filter. Core saturation is usually the
main limitation for inductor size and weight reduction in high power low switching frequency
applications. Overdesign of the inductor core is a safe way to prevent saturation, but it also
decrease the inverter system power density. This chapter will focus on the CM flux density
modeling, analysis and CM inductor design optimization.

6.1 Spectrum Concept for CM Inductor Design Optimization
6.1.1 Spectrum Concept Analysis
For a CM inductor, when the inductance is fixed, the CM volt-second or CM current determines
CM flux density. Instead of time domain CM current, frequency domain spectrum concept is
introduced to CM current analysis to provide an insightful view. A typical CM inductor CM current
spectrum is shown in Fig. 6-1 [226]. The components in the current spectrum can be classified into
three categories: 1) switching frequency related components; 2) impedance resonance frequency
related components; and 3) modulation frequency related components. To reduce the CM flux
density and optimize CM inductor design, each component in the inductor CM current spectrum
needs to be reduced.
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A

Third harmonic of modulation
frequency

Switching frequency
components

Higher order harmonics of
modulation frequency

Higher order sideband harmonics
of switching frequency

Resonant frequency

Fig. 6-1. CM inductor CM current spectrum.

The switching frequency related current components refer to switching frequency component
and its sideband harmonics. The magnitudes of these components are determined by switching
frequency related CM voltage and CM noise propagation path impedance. The CM noise
propagation path impedance will be discussed later. To reduce switching frequency related CM
voltage, PWM schemes which reduce CM voltage amplitude can be applied such as the active zero
state PWM (AZSPWM) and near state PWM (NSPWM) for two-level inverter, and common-mode
reduction (CMR) scheme for three-level inverter. Another method is to use variable switching
frequency, which spreads the centralized noise peak around the switching frequency and its
multiples to a wider frequency range and thus reduces the CM voltage peak.
The impedance resonance frequency related current components are introduced by LC filter
resonance, LC filter parasitic resonance, and load resonance. If the impedance resonance
frequencies are close to the peak points of the CM voltage spectrum, the CM current will be
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amplified due to the relatively low impedance at these frequency points. LC filter corner frequency
is determined by the required EMI noise attenuation obtained from the comparison of bare noise
and EMI standards. If the designed LC filter corner frequency
frequency

, which usually occurs when

is higher than switching

multiples is below the EMI frequency range and

the switching frequency determines the LC filter corner frequency, then it is possible that the
current will be amplified at certain multiples of
filter corner frequency

. For example, as shown in Fig. 6-2, the LC

is determined by the noise peak at switching frequency multiple 2 ∙

but another switching frequency multiple 1 ∙

,

is very close to the resonance point. Then CM

current can be amplified and even cause core saturation. Hence, LC filter damping is necessary to
avoid overdesign of the inductor. Load resonance can also cause large CM current and flux density.
This excess CM current can be reflected in the EMI current bare noise spectrum. In this case, the
LC filter corner frequency may be determined by the noise peak at resonance frequency instead of
switching frequency or its multiples. This is not desired for an optimal design. It is better to first
damp this load resonance and then measure EMI bare noise and then determine the LC filter corner
frequency. LC filter parasitic resonance involves filter parasitic or the coupling effect between
multi-stage filters. In this case, it is suggested to check the EMI noise spectrum peak points after
the EMI filter is added. If certain noise peaks are identified to be caused by impedance resonance,
then damping networks can be considered. A Rd-Cd damping network can be employed for
impedance resonance.
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- without RC damping
- with RC damping

fsw

fres n1fsw

n2fsw

Fig. 6-2. LC filter corner frequency position and damping.

The modulation frequency related components refer to the third or higher order harmonics of
the fundamental component. SVM method introduces low frequency modulation frequency related
CM voltage and can generate large CM flux density and even cause core saturation. As shown in
Fig. 6-1, the 3rd and higher order of fundamental frequency harmonics exist in the CM current
spectrum when the central aligned continuous space vector modulation is used.
The connecting ac and dc side midpoint EMI filter topology is popular in three phase converters
such as rectifiers and inverters. Fig. 6-3(a) shows a connecting ac and dc midpoint with a capacitor
structure in dc-fed motor drives. The capacitor

provides a low impedance for high frequency

CM noise and limits the CM noise within the converter, thus suppressing both ac and dc side CM
noise. However,
capacitor

also provides a path for modulation frequency related components. A large

will lead to large modulation frequency related CM current, which may cause CM

inductor core saturation. To keep the EMI noise reduction performance of capacitor

and

suppress the modulation frequency related third harmonic, a notch filter structure is proposed as
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shown in Fig. 6-3(b). The resonance frequency of the notch filter is designed at the third harmonic
of the modulation frequency. Since the notch filter only provides a high impedance around its
resonance point, high frequency EMI noise bypassed by

will not be influenced. Also, the

is not in the main current conduction path and mainly conducts the third

notch inductor

harmonic components. It is significantly lighter than conventional EMI inductors, especially in
high power conversion systems.

Lcmac
LISN

DC side Cdc
EMI
filter

Cable
&
Motor

Inverter
Cdmac
CFB
(a)

Lcmac
LISN

DC side Cdc
EMI
filter

Inverter
Cdmac

Cable
&
Motor

Lnotch
Cnotch
(b)
Fig. 6-3. (a) Connecting ac and dc midpoint CM filter structure in dc-fed motor drives. (b)
Proposed notch filter structure.
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Considering this analysis, for CM filter design, first the EMI bare noise should be investigated.
The noise peaks which can probably determine CM filter corner frequency need to be analyzed
and categorized. If the switching frequency related noise peak is very large, then a modulation
method which reduces CM voltage magnitude can be considered. If system impedance resonance
frequency related noise peak is dominant, then a damping network can be employed. Then, the
CM filter is designed based on the updated noise attenuation requirement. After the CM filter is
employed, system EMI noise and CM inductor current spectrum should be checked again to see if
the CM filter introduces new resonances and if impedance resonance components and modulation
frequency related components cause large CM flux density in the inductor core. If these
components are large, then further damping and the proposed notch filter structure can be
considered.
6.1.2 Experimental Verification
A SiC device based three-phase three-level active neutral point clamped inverter is developed
to verify the proposed concept and method. The switching frequency is 280 kHz and inverter ac
output fundamental frequency is 3 kHz.
To reduce the switching frequency related CM voltage, CMR modulation scheme is employed.
Fig. 6-4 shows the CM voltage spectrum comparison. Compared to conventional SVPWM, the
CM voltage peak at switching frequency point reduced by a factor of 2 using CMR scheme, thus
switching frequency related CM flux density will be reduced.
To reduce impedance resonance frequency related CM flux density components, the filter
design concept and Rd-Cd damping networks discussed above are employed. Fig. 6-5 shows the
CM noise current spectrum versus DO-160 EMI standard limit in aircraft application. All LC filters
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and load impedance resonance points are identified and well damped as shown in Fig. 6-5. The
detailed filter and damping network parameters are not presented here for simplification. With this
design, CM noise current and impedance resonance related CM flux density are not amplified and
are quite small. The main LC filter parameters are designed based on the switching frequency noise
peak attenuation requirement instead of the resonance peak to optimize inductor design.
To reduce modulation frequency related components, the proposed notch filter structure in Fig.
6-3(b) is employed. SVM scheme is used to improve dc voltage utilization, the main modulation
frequency related component is the third harmonic, which is 9 kHz in the experiment.

Conventional SVPWM

CMR

Fig. 6-4. CM voltage spectrum comparison: conventional SVPWM scheme versus CMR scheme.
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Switching
frequency point

Resonance point
Resonance point

Fig. 6-5. EMI CM noise spectrum with impedance resonances well damped.

Fig. 6-6 shows the comparison experiment results with only capacitor
filter (

and

and with a notch

). The capacitor values of the two cases are set to be 100 nF. To suppress

the third harmonic, a notch inductor is determined as

=3.3 mH. Fig. 6-6 shows the time

domain waveform and related CM current spectrum using only

. Large CM current distortion

can be observed and the current spike exceeds 2.6 A when only

is used. This is because CM

inductor is locally saturated due to large CM current while the third harmonic is the dominant
component causing core saturation according to the current spectrum in Fig. 6-6. The time domain
waveform and related CM current spectrum using a notch filter is shown in Fig. 6-7. CM current
is significantly reduced and no current spike is observed. CM inductor will not be saturated. From
the CM current spectrum, the 9 kHz third harmonic current is reduced by 3.75 times compared to
the case using a capacitor.
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2.5 A/div

250 V/div

CM current

Inverter output voltage and current
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9 kHz components, 0.175A
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Fig. 6-6. Time domain waveform and related CM inductor CM current spectrum with
2.5 A/div 250 V/div

CM current

.

Inverter output voltage and current

500mA/div

9 kHz components,
0.053A

280 kHz components,
0.01A

Fig. 6-7. Time domain waveform and related CM inductor CM current spectrum with notch filter.
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6.2 CM Inductor Flux Density Modeling and Analysis
A typical three-level inverter with dc side one stage LC CM filter system is shown in Fig. 6-8.
The comprehensive CM inductor flux density modeling and analysis is conducted in this section.

LISN

LCM

P
O

CY

A
B
C

Load

Three-level
Inverter

CM Filter

N

Fig. 6-8. Three-level inverter with dc side EMI filter system.

6.2.1 Basic Model
DM current generates magnetic flux in the CM inductor core. Most of this DM current
generated flux of different phases cancel with each other in a balanced system. However, part of
the DM flux of different phases which are not coupled will not be cancelled which is known as the
leakage flux. The CM voltage of a converter generates CM current through the impedance loop
formed by CM filter and system parasitic capacitance to ground. This CM current also generates
flux in the CM inductor magnetic core. Hence, the flux density in a CM inductor core can be
considered as two parts as shown in Fig. 6-9.
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BCM
BDM

Fig. 6-9. Flux density in a CM inductor.
The total flux density is
=
where

(6 − 1)

+

is the DM current generated flux density and termed as DM flux density,

is the

CM current generated flux density and termed as CM flux density. The DM flux density can be
calculated as
(6 − 2)

=
where

is the free space permeability,

flux path relative permeability and
respectively. Both
and

and

is the number of turns,

is the equivalent leakage

is the equivalent leakage flux mean path length,

are the function of the core geometry. When the core is selected,

can be determined. DM current is represented as

.

For dc side CM inductor, the DM current mainly contains dc component which is the power
current delivered to load. Although switching frequency ripple current may exists, the contribution
of ripple current to the DM flux density is very small and can be neglected if THD is small. The
DM current can be denoted as
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(6 − 3)

=
where

represents load power and

denotes inverter system efficiency. Therefore, all parameters

in (6-2) can be determined, and the DM flux density is modeled analytically.
The CM flux density can be calculated as
(6 − 4)

=
where

is the relative permeability,

CM current is represented as

is the number of turns, and

is the mean path length.

.

For dc side CM inductor, the CM current mainly contains switching frequency related
harmonics. To calculate CM current, both the CM voltage and CM noise propagation path
impedance need to be modeled. The CM voltage is a variable duty cycle PWM voltage and its
harmonics can be analyzed in frequency domain using double Fourier integral analysis. The CM
noise propagation path impedance including CM inductor has frequency-dependent characteristic
and need to be modeled in frequency domain. The frequency domain CM voltage and CM
impedance are expressed as

( ) and

( ) , and the frequency domain CM current is

calculated as
( )=

( )
( )

(6 − 5)

Then, the time domain CM current can be derived using inverse FFT as
( )=

( )

(6 − 6)

For the three-level inverter system shown in Fig. 6-8, the CM equivalent circuit is illustrated as
Fig. 6-10.
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Fig. 6-10. Simplified CM equivalent circuit.

The CM voltage is
+

=
where

,

,

+

(6 − 7)

3

are three phase voltages.

The spectrum of pulse width modulated phase leg voltage can be expressed as (6-8), and the
harmonic coefficient is calculated as (6-9).
( )=

2

[

+

+

=

cos(

)+

[

+

=

cos(
1
2

sin(

+

)]

)+

( , )

sin(

(

)

)]

+

,

=

(6 − 8)

,

=

(6 − 9)

where ( , ) is the output voltage. m and n are carrier and baseband integer indices, respectively.
Carrier and fundamental angular frequency are represented by

and

, respectively.

The phase voltage is impacted by the modulation method. In this study, the basic three-level
phase disposition PWM (PDPWM) method is used as example to conduct the modeling and
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analysis.
Fig. 6-11(a) shows the three-level PDPWM carrier waveform, and the unit cell contour plot is
shown in Fig. 6-11(b) when the sinusoidal reference is ( ) =

. Then the double Fourier

integral limits for calculating the harmonic coefficient of (6-8) is summarized in Table 6-1.
As the phase voltage harmonic is calculated, the CM voltage can be derived as

=

+

+

=

3

1
3

cos(

+

) 1 + 2 cos

(a)

2
3

(6 − 10)

(b)

Fig. 6-11. (a) Three-level PDPWM carrier waveform, (b) the unit cell contour plot.
Table 6-1. Double Fourier Integral Limits of Basic PDPWM
( , )
−

2

−
2

2
−

2

−
−
(1 +
−

− (1 +

)

− (1 +
(1 +

)
)

)
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2
−
−

2
2

In Fig. 6-10,

represents the LISN CM impedance defined in EMI standards.

are the CM inductor and CM capacitor impedance, respectively.

and

denotes the load CM

impedance. RL load is used. A capacitor connecting three phase load neutral point and ground is
added which represents the parasitic capacitance in motor drive system. The power device stray
capacitance is ignored here as the stray capacitance is usually in the picofarad range and only
impact the very high frequency EMI noise.
Thus, the CM loop impedance is calculated as
=

+

||(

)

+

(6 − 11)

The CM impedance seen by the CM inductor is the transfer function from CM voltage to CM
current flowing through the CM inductor, which can be calculated as
=
As CM voltage

and CM impedance

(1 +

+

)

(6 − 12)

are derived in frequency domain, with (6-5) and

(6-6), CM current can be calculated. Thus, all parameters in (6-4) can be determined, and the CM
flux density is modeled analytically. The total flux density can then be modeled.
With the developed flux density calculation model, the impact of modulation index, dead time,
NP voltage variation and loop impedance on the CM inductor maximum flux density are
comprehensively investigated in next sections. The modulation index, dead time, and NP voltage
variation impact the CM voltage and thus impact CM flux density. The CM inductor inductance
impact the loop impedance and thus impact CM flux density. Case studies are conducted with the
inverter system main parameters listed in Table 6-2.
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Table 6-2. Inverter System Main Parameters
DC voltage

600 V

Fundamental frequency

400 Hz

Carrier frequency

60 kHz

Load

L=320 uH and R=10 Ohm for each phase, parasitic
capacitance Cg=10 nF

CM inductor

nanocrystalline core (T60006-L2040-W424) and number
of turns N= 9 for each phase

CM capacitor

4.7 nF for each phase

6.2.2 Impact of Modulation Index
With developed model, the maximum CM flux density, DM flux density and total flux density
of the CM inductor at different modulation indexes are calculated and summarized in Fig. 6-12.
From Fig. 6-12, for three-level inverter, the maximum flux density shows a non-monotonous
relationship with modulation index. This is because the maximum CM flux density has a nonmonotonous relationship with modulation index and CM flux density dominates the total flux
density characteristic. The maximum flux density does not occur at full load (modulation index is
1) but at a certain operation point where the modulation index is around 0.7.
The calculation is based on PDPWM but the conclusion is also true if other modulations are
used. Fig. 6-13 shows the results when continuous nearest three space vector (NTSV) modulation
– for which the reference can be considered as a sinusoidal plus third order harmonics - is applied.
Similar trend can be observed. The maximum CM flux density occurs at a certain operation point
where modulation index is around 0.6 and the value is nearly twice the value of full load point.
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Fig. 6-12. CM inductor flux density versus modulation index.

Fig. 6-13. CM inductor flux density with NTSV modulation.
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For three-level inverter in motor drive application, the fundamental frequency is variable.
Consider the motor with fun load, the torque varies with speed squared and the power varies with
speed cubed. Assuming v/f control is applied, and the fundamental frequency varies from 100 Hz
to 1 kHz when the modulation index varies from 0.1 to 1. Let the output current to be the same as
the RL load case for full load operation point. The flux density at different modulation index is
calculated and summarized as Fig. 6-14. Compared to the RL load case with fixed fundamental
frequency case, the fundamental frequency variation in motor drive application impacts the
switching frequency sideband harmonics of CM voltage and thus impacts the CM inductor flux
density. However, similar trend can be observed in Fig. 6-15. The maximum occurs at a certain
operation point instead of full load.

Fig. 6-14. CM inductor flux density versus modulation index for motor with fun load.
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6.2.3 Impact of Dead Time
Dead time is implemented in a phase leg to avoid shoot-through failure in real applications.
During dead time period, the output voltage is determined by the output current direction of the
corresponding phase leg. Thus, the output voltage, the CM voltage, and the CM flux density of the
CM inductor will all be impacted by dead time.
For a classical edge delay based dead time generation, the rising edge of each PWM signal is
delayed for a certain time

. For a three-level inverter, considering the possible voltage and

current polarities, the phase output voltage with dead time are illustrated as Fig. 6-15. Thus, a term
2

needs to be added to the inner integral limits of rising or falling edge based on voltage and

current polarities when calculating phase voltage harmonics.
For unit power factor case, the double Fourier integral limits for calculating phase voltage
harmonic coefficient is listed in Table 6-3. Then, the CM voltage and CM flux density can be
calculated. The maximum CM flux density for several typical dead time (2%, 5%, and 10% of the
switching period) are calculated and summarized in Fig. 6-16.
From Fig. 6-16, the impact of dead time on maximum CM flux density highly depends on
modulation index. When modulation index is high, larger dead time results in higher maximum
flux density. When modulation index is low, larger dead time leads to lower maximum flux density.
This can be understood by investigating the dead time impact on CM voltage.
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Fig. 6-15. Phase output voltage of a three-level inverter considering dead time.
Table 6-3. Double Fourier Integral Limits of Basic PDPWM Considering Dead Time
( , )
−

2

−

2

2
−

2

−

+2
− (1 +

−
(1 +

)+2
− (1 +

−
(1 +

)

)+2

Fig. 6-16. Impact of dead time on CM inductor maximum flux density.
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2
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−

2
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Table 6-4. Phase Voltage and CM Voltage Main Components at M=1
3
without DT
with DT

2 ±

300

0

99

20.3

281

6.4

107.8

25.9

3
without DT
with DT

2

±3

0

0

99

2.9

0

6.4

107.8

14.2

Table 6-5. Phase Voltage and CM Voltage Main Components at M=0.4
3
without DT
with DT

2 ±

120

0

127.6

47.2

101

6.4

106

51.7

3
without DT
with DT

2

±3

0

0

127.6

20.9

0

6.4

106

11.4

Table 6-4 and Table 6-5 show the calculated phase voltage and CM voltage main components
at modulation index M=1 and M=0.4, respectively. Dead time impacts both fundamental frequency
and switching frequency related components. The dead time impact on fundamental frequency
related components does not change with modulation index. Dead time will decrease the
fundamental frequency component and increase the third harmonic by a fixed value if dead time
is fixed. The dead time impact on switching frequency harmonic and sidebands is high dependent
on modulation index and shows complicated trend. When modulation index is high, if dead time
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increases, both the third harmonic and the dominant switching frequency harmonic of the CM
voltage will increase. As a result, the maximum CM flux density and total flux density will increase
if dead time increases. When modulation index is low, if dead time increases, the dominant
switching frequency harmonic will decrease although the third harmonic will increase. As a result,
the maximum CM flux density and total flux density will decrease if dead time increases.
6.2.4 Impact of Neutral Point Voltage Variation
As discussed in literature, the dc-link capacitor NP voltage variation exists in a three-level
inverter. With PDPWM, how the NP voltage variation impacts CM voltage and CM flux density
is analyzed as follows.
Considering NP voltage variation, the CM equivalent circuit shown in Fig. 6-10 is modified as
Fig. 6-17. The CM voltage is divided to two parts represented by

_

and

_

.

The dc side CM voltage

( )=

( )+
2

( )

=

( 2 − ∆ ( )) − ( 2 + ∆ ( )
= −∆ ( )
2

(6 − 13)

∆ ( ) indicates NP voltage variation, which is determined by the current flowing through the
dc-link capacitors. The low frequency current flowing through NP is denoted as
=
where

,

,

are three phase ac currents, and

+

+
,
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,

(6 − 14)
are duty cycles of three phases.
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Fig. 6-17. Simplified CM equivalent circuit considering NP voltage variation.

The three phase ac currents are expressed as
=
where

cos(

− ),

=

cos

−

represents ac current amplitude,

2
−
3

,

=

cos

−

4
−
3

is the angular fundamental frequency,

(6 − 15)
is the phase

angle.
A fundamental cycle can be divided to six regions based on the voltage polarities. In region I
(− <

< ), the three phase duty cycles with PDPWM are expressed as
=

cos(

),

=−

cos

−

2
3

,

=−

cos

−

4
3

(6 − 16)

Thus, the switching cycle averaged neutral point current is calculated as
=

+

+

In other regions, the expression for

=

2

(2 cos(2

− )−

)

(6 − 17)

can be calculated similarly. Table 6-6 summarized the

averaged neutral point current in a fundamental cycle.
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Table 6-6. Averaged Neutral Point Current in a Fundamental Cycle
region
I (− <

< )

II ( <

< )

(2 cos 2

−

+

(2 cos 2

−

+

2

III ( <

<

)

IV (

<

<

)

V(

<

<

)

VI (

<

<

2

2
2

)

2

The averaged neutral point current

− )−

(2 cos(2

2

3

)
+

)

−

)

2
3

− )+

(−2 cos(2

2
3

(2 cos 2

−

−

(2 cos 2

−

−

3

)
−

)

+

)

mainly contains the third order harmonic and it has six

current zero-crossing point for a fundamental cycle. The phase angle of zero-crossing point in
region I is calculated as
=

1
1
− arccos
2
2

(6 − 18)

+

The NP voltage variation
∆ ( )=

1
2

( )−

( ) =

1
2

( )−

( )

=

1
2

( )

(6 − 19)

The high frequency current components contributed NP voltage variation can be neglected due
to the large dc-link capacitance, thus the NP voltage variation is
∆ ( )≈

1
2

( )
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(6 − 20)

The NP voltage variation ∆ ( ) is a piecewise function of

. As the NP voltage variation is

mainly third order harmonic, it can be further simplified as
∆ ( )≈
where

and

cos 3(

(6 − 21)

are the equivalent voltage amplitude and initial phase angle, respectively. By
( ),

investigating the relationship between ∆ ( ) and
=

=

)

+

−2 sin(2

4

3

− ) + (2 )

and

are calculated as
(6 − 22)

−

+ sin

3

−

− sin

3

+

(6 − 23)

Therefore, the NP voltage variation impact on dc side CM voltage can be quantified. NP voltage
variation will also impact the ac side CM voltage.
In ideal case, the phase output voltage can be expressed as
( )=

2

∙ ( )

(6 − 24)

where ( ) is the phase switching function.
Considering NP voltage variation, the phase voltage is expressed as
( )=
where

2

+∆ ( ) ∙

( ) and

respectively, and

( )+

2

−∆ ( ) ∙

( )=

2

∙ ( )+∆ ( )∙

( )(6 − 25)

( ) represents the switching function of upper most and bottom most devices,
( ) is defined as

( )=

( )−

( ).

The Fourier transform
( )=

2

( )+
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( )⊗∆ ( )

(6 − 26)

Define the NP voltage variation’s contribution to the phase voltage spectrum ∆
∆

( )=

)

( −3

( )⊗∆ ( )

( )
(6 − 27)

It can be derived that
( )=

∆

(

2

)

(

)+

( +3

)

(6 − 28)

It shows that the spectral content of the NP voltage variation’s contribution to the ac voltage is
( ) with frequency shifts of ±3

the superposition of switching function spectrum

( ) can be calculated with double Fourier integral.

harmonic coefficients of Fourier series of

( ) is

Assuming the harmonic coefficients of
∆

( ) is

=

+

=

2

=

+

, the harmonic coefficients of

, which can be calculated as
=

=

. The

2
,

+

2

,

+

,

+

,

)

)
−(

+(

,

−

,

,

−

,

)

)
(6 − 29)

Thus, the phase voltage spectrum considering NP voltage variation can be calculated. The CM
voltage source and CM inductor flux density can be calculated accordingly. Table 6-7 lists the
main components of phase voltage and CM voltage without NP voltage variation. Table 6-8
calculates the main components of phase voltage and CM voltage with NP voltage variation at
different power factors. The dc-link voltage variation is in the 2%~5% range of half dc voltage
which is typical.
Comparing Table 6-7 and Table 6-8, the NP voltage variation introduces extra third order
fundamental frequency harmonics and slightly changes the switching frequency component and
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sidebands. In a motor drive system with tens of kilowatts power rating, the parasitic capacitance
is typically a couple of nanofarads. In the studied system, a 10 nF parasitic capacitance is assumed,
and the CM loop shows a large impedance at the third harmonic of fundamental frequency point.
As a result, the third harmonic of CM current is very small and can be neglect. The impact of NP
voltage variation on switching frequency components of CM current can also be neglected.

Table 6-7. Main Components of Phase Voltage and CM Voltage without NP Voltage Variation
(M=1, Vdc=300 V, Io=20 A)
3
300

2 ±

0

98.9

3
0

20.3
2 ±3

0

98.9

2.8

Table 6-8. Main Components of Phase Voltage and CM Voltage with NP Voltage Variation
(M=1, Vdc=300 V, Io=20 A)
PF=1

PF=0

3
300

8.4

2 ±
98.9

3

20.3

3
300

2 ±3

12.5

2
96.8

3

±
20.2

2 ±3

_

0

8.4

98.9

2.8

0

12.5

96.8

2.9

_

0

13.6

0

0

0

9.9

0

0

0

5.2

98.9

2.8

0

11.2

96.8

2.9
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Fig. 6-18. Impact of NP voltage variation on CM inductor maximum flux density.

Fig. 6-18 shows the calculated maximum CM flux density without and with NP voltage
variation at different modulation indexes. The two curves almost overlap with each other. In
conclusion, the impact of NP voltage variation on CM current and CM flux density of the CM
inductor can be neglected due to the low parasitic capacitance in motor drive system and the little
impact of NP voltage variation on switching frequency related components of CM voltage.
6.2.5 Impact of CM Inductance
Selecting the CM inductor value is critical for CM filter design. Following the classical EMI
filter design procedure, the LC filter corner frequency can be determined by the required CM noise
attenuation. Usually the CM capacitor value is limited by system safety and leakage current
requirements and is set to maximum. Thus, CM inductor value can be determined. However, this
value may not be optimal considering inductor physical design. In some cases increasing the CM
inductor value can actually help to reduce CM inductor size and weight in addition to further
enhance the filter attenuation. The CM inductor inductance selection impacts the CM impedance
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and thus impacts the CM flux density. With the developed model, the impact of CM inductor value
on the CM flux density is studied.
The relative position of switching frequency

and CM impedance resonant frequency

determines the trend how CM inductor value impact the CM flux density of CM inductor. Note
that here the CM impedance resonant frequency refers to the frequency that CM impedance
achieves minimum value instead of resonant frequency of LC filter.
Fig. 6-19 shows the typical CM impedance of the studied system based on calculation of (612). When resonance frequency is lower than switching frequency as shown in Fig. 6-20(a),
increasing the CM inductor value decreases resonant frequency and increases CM impedance at
switching frequency point. Thus, the dominated switching frequency component of CM current
decreases. When resonance frequency is higher than switching frequency as shown in Fig. 6-20(b),
increasing the CM inductor value decreases resonant frequency and decreases CM impedance.
Thus, the dominated switching frequency component of CM current increases. Only when the CM
inductance increased to a certain value that the new resonance frequency is lower than switching
frequency, the trend will be reversed.

Fig. 6-19. A typical CM impedance of the studied three-level inverter system.
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fres<fsw

fres

fsw

(a)

fres>fsw

fsw

fres

(b)
Fig. 6-20. Relative position of the CM impedance resonance frequency and switching frequency,
(a)

>

, (b)

<

.

With the developed model, when the CM inductance varies from 320 uH to 4.1 mH
(corresponding number of turns varies from 5 to 18), the calculated maximum DM flux density,
maximum CM flux density, and maximum flux density of the CM inductor at modulation index
M=1 is summarized as Fig. 6-21. From Fig. 6-21, when CM inductor value increases, the
maximum DM flux density increases and the maximum CM flux density decreases. The minimum
total flux density is achieved when the CM inductor value is 2.5 mH (corresponding number of
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turns is 14) in the studied case. If the needed CM inductor value from the CM noise attenuation
requirement is smaller than 2.5 mH, by further increasing the CM inductor value, the maximum
flux density will be decreased. In another word, a smaller core can be used.
As discussed above, the relative position of resonance frequency and switching frequency
determines the trend how CM inductor value impact the maximum CM flux density. If the
switching frequency is 20 kHz, the calculated maximum DM flux density, maximum CM flux
density, and maximum flux density of the CM inductor when the CM inductance varies from 320
uH to 4.1 mH is summarized as Fig. 6-22. The trend is different from previous case. When the CM
inductor value increases, the maximum flux density will also increases. Only when the CM
inductor value increased to 3.2 mH (corresponding number of turns is 16), the maxim flux density
began to decrease.

Fig. 6-21. Impact of CM inductance on CM inductor maximum flux density.
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Fig. 6-22. Impact of CM inductance on CM inductor maximum flux density when switching
frequency is 20 kHz.

6.3 Improved CM Filter Design Procedure
Based on the analysis presented in last section, the modulation index and CM inductance have
large impact on CM inductor maximum flux density and need to be addressed for CM filter design.
Two conclusions can be made. First, the maximum CM flux density has a non-monotonous
relationship with modulation index. Thus, the worst operation condition for CM inductor flux
density need to be identified and used as the saturation constraint in CM inductor design to avoid
under design. Only consider the full load or minimum load operation when design the CM inductor
may result in core saturation. Second, the minimum CM inductor value obtained from the CM
noise attenuation requirement is not necessary the best value for CM inductor size reduction.
Increasing the CM inductor value may lead to reduced maximum flux density and thus reduced
CM inductor size. The CM inductor value optimization need to be conducted to avoid overdesign.
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An improved CM filter design procedure is proposed with these considerations. First, following
is determined based on

the conventional EMI filter design procedure, the CM inductor value
CM noise attenuation requirement. Based on

, the CM inductor physical design is conducted

following conventional method. Inductor geometrical parameters are determined and the number
of turns is determined as

. The CM inductor maximum flux density is calculated as

and the

. The wire diameter d is determined by

CM impedance resonance frequency is calculated as

full load current assuming a certain current density. Usually the CM inductor adopts single layer
structure to reduce the parasitic capacitance. For a given core, the maximum number of turns
is determined by the single layer constraint.
Then, CM inductor value can be increased by increasing the number of turns. If the resonance
frequency

is lower than switching frequency, increases the number of turns by one turn, the

new CM inductor value is

and maximum flux density is

. If

<

, increases the number

of turns by one more turn. Repeat this process until that the number of turns have been increased
by (x+1) turns and the calculated flux density satisfy
reached

. If the resonance frequency

>

or the number of turns have

is higher than switching frequency, first increases
>

the number of turns by y turns which makes

. Then follow the same procedure of

previous case. With this procedure, the CM inductor value is determined as

.

Second, the maximum CM inductor flux density is calculated for the given modulation index
range, and the operation point which leads to maxim flux density is identified. Then, the CM
inductor physical design is re-conducted with

at the worst operation point. Fig. 6-23 illustrates

the improved CM filter design procedure.
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Start
Determine CM inductor value
Lmin
CM inductor physical
design based on Lmin
Obtain N0, B0, fres0, and Nmax
N=N0
fres0<fsw?
Yes
N=N+1

Increase number of turns
by y so that fresy<fsw

N<=Nmax?
Yes

No

Yes

No

Bx+1<Bx?
No
Final Lx determined

Identify the worst operation point for CM inductor
flux density
CM inductor physical design
End
Fig. 6-23. Improved CM filter design procedure.
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6.4 Verification
To verify the impact of modulation index, dead time, NP voltage variation, and CM inductance
on the CM inductor maximum flux density, comparison verification are conducted.
Fig. 6-24(a) and Fig. 6-24(b) show the measure CM current of the CM inductor when
modulation index is 0.7 and 1, respectively. The maximum CM current in the two cases are 0.43
A and 0.31 A. The trend matches theoretical analysis that maximum CM flux density has a nonmonotonous relationship with modulation index and maximum flux density does not occur at full
load.
Fig. 6-25(a) and Fig. 6-25(b) show the measure CM current of the CM inductor when the dead
time is 2% of switching period and 10% of switching period, respectively. Both at the modulation
index M=1. The maximum CM current in the two cases are 0.31 A and 0.37 A. The trend matches
theoretical analysis that larger dead time result in higher maximum CM flux density when
modulation index is high.
Fig. 6-26(a) and Fig. 6-26(b) show the measure CM current of the CM inductor when the dead
time is 2% of switching period and 10% of switching period, respectively. Both at the modulation
index M=0.4. The maximum CM current in the two cases are 0.3 A and 0.22 A. The trend matches
theoretical analysis that larger dead time result in lower maximum CM flux density when
modulation index is low.
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Icmax=0.43A

(a)

(b)

Fig. 6-24. CM current of the CM inductor at different modulation index, (a) M=0.7, (b) M=1.
Icmax=0.37A

Icmax=0.31A

(a)

(b)

Fig. 6-25. CM current of the CM inductor with different dead time at M=1, (a) dead time is 2% of
switching period, (b) dead time is 10% of switching period.
Icmax=0.3A

Icmax=0.22A

(a)

(b)

Fig. 6-26. CM current of the CM inductor with different dead time at M=0.4, (a) dead time is 2%
of switching period, (b) dead time is 10% of switching period.
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Fig. 6-27 shows the voltages of the two dc-link capacitors when M=1. The NP voltage variation
mainly contains the third harmonic. The CM current is measure at this condition and shown as Fig.
6-28. Comparing Fig. 6-28 and Fig. 6-24(b), the CM current is almost the same. It verifies the
analysis that the impact of NP voltage variation on the CM inductor flux density can be neglected.
Fig. 6-29(a) and Fig. 6-29(b) show the measure CM current of the CM inductor when the CM
inductor value is selected as 600 uH and 2.5 mH, respectively. Both at the condition that switching
frequency is 60 kHz and M=1. The maximum CM current in the two cases are 0.68 A and 0.1 A.
Fig. 6-30(a) and Fig. 6-30(b) show the measure CM current of the CM inductor when the CM
inductor value is selected as 600 uH and 2.5 mH, respectively. Both at the condition that switching
frequency is 20 kHz and M=1. The maximum CM current in the two cases are 0.46 A and 0.82 A.

Vc1Vc2

Fig. 6-27. Voltages of the two dc-link capacitors.
Icmax=0.31A

Fig. 6-28. CM current of the CM inductor with NP voltage variation.
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Icmax=0.68A

Icmax=0.1A

(a)

(b)

Fig. 6-29. CM current of the CM inductor with different CM inductor value when switching
frequency is 60 kHz. (a) CM inductor value is 600 uH, (b) CM inductor value is 2.5 mH.
Icmax=0.82A

Icmax=0.46A

(a)

(b)

Fig. 6-30. CM current of the CM inductor with different CM inductor value when switching
frequency is 20 kHz. (a) CM inductor value is 600 uH, (b) CM inductor value is 2.5 mH.

With the improved CM filter design procedure, the CM inductor design results are summarized
in Table 6-9. Table 6-10 summarizes the CM inductor design results following conventional CM
filter design procedure. Fig, 6-31 shows the simulation results of dc side CM noises with the two
designs. With the improved CM filter design procedure, the CM inductor size and weight are
significantly reduced in addition to further reduced EMI noise level.
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Table 6-9. CM Inductor Design Results with Improved CM Filter Design Procedure
Design description

Volume

Weight

Core: nanocrystalline Vitroperm 500F T60006-L2040-

1150 cm3

90 g

W424 (OD=40 mm, ID=25 mm, H=15 mm)
Winding: wire AWG 15, number of turns N=13
Inductance: 2.07 mH

Table 6-10. CM Inductor Design Results with Conventional CM Filter Design Procedure
Design description

Volume

Weight

Core: nanocrystalline Vitroperm 500F T60006-L2063-

2890 cm3

183 g

W517 (OD=63 mm, ID=50 mm, H=25 mm)
Winding: wire AWG 15, number of turns N=8

dbuA

Inductance: 660 uH

Fig. 6-31. Simulation results of the dc side CM noises of the two design cases.
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6.5 Conclusion
This chapter presents the CM inductor flux density modeling, analysis and design optimization
for three-level inverter.
First, the spectrum concept is introduced for CM inductor core saturation analysis and design
optimization. Three components in the CM inductor which may cause large CM flux density and
core saturation are summarized: (1) switching frequency related components, (2) impedance
resonance frequency related components, and (3) modulation frequency related components. Each
component is investigated for CM flux density reduction and filter design optimization. A
connecting ac and dc side midpoint with notch filter structure is proposed to reduce modulation
frequency related components. Experiment results shows that, with the optimized design,
switching frequency related CM voltage components and impedance resonance components are
significantly reduced, and the notch filter structure reduced the modulation frequency related
components by 3.75 times and avoided the CM inductor core saturation.
Second, the CM inductor in a three-level inverter system with dc side CM filter is studied. The
CM flux density calculation model has been developed. The impact of modulation index, dead
time, NP voltage variation, and CM inductor value on the maximum CM inductor flux density are
comprehensively analyzed. The conclusion are made as follows. (1) The maximum CM flux
density has a non-monotonous relationship with modulation index and the worst case does not
occur at full load or minimum load condition. (2) The impact of dead time on maximum CM flux
density is highly dependent on modulation index. When modulation index is high, larger dead time
results in higher maximum flux density. When modulation index is low, larger dead time leads to
lower maximum flux density. (3) The impact of NP voltage variation on CM current and CM flux
density of the CM inductor can be neglected due to the low parasitic capacitance in motor drive
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system and the little impact of NP voltage variation on switching frequency related components of
CM voltage. (4) The CM inductor value largely impact the maximum flux density. In some cases
increasing the CM inductor value could reduce the dominated switching harmonic of the CM
current. The CM inductor size and weight can be reduced in addition to further enhance the filter
attenuation. Based on the CM inductor flux density analysis, an improved CM filter design
procedure is proposed to avoid over-design or under-design of the CM inductor.
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7. Design and Demonstration of a MW Three-Level Inverter with
Cryogenic Cooling
The components for power generation, distribution, and transformation are not currently
available in the high power range with necessary efficiency and power density required for
transport-class aircraft. Accordingly, the development of high efficiency, high specific power high
power electronics intended for eventual use in aircraft electric propulsion drives are critical.
The cryogenic power electronics can be beneficial thanks to the following features: (1) it is
reported that several power devices, such as silicon and gallium nitride based, offers decreased
specific on-state resistance and increased switching speed at low temperature. Thus, power stage
efficiency can be improved. Furthering more, with the given loss budget, switching frequency can
be increased, enabling less requirement of filters in the system. (2) Resistivity of conductors, such
as copper and aluminum, significantly reduced as temperature decreases. Hence, less usage of the
bus bars, and inductor windings is required considering the same thermal management. (3) At the
system level in aircraft applications, superconducting technologies such as motors/generators
along with their supportive power systems will grow in importance. Integrating the associated
power electronics into the superconductive motor/generator system can avoid extra thermal
insulation and temperature regulation system, and thus reduce system complexity and power
density.
This chapter presents the design and demonstration of a MW three-level inverter with cryogenic
cooling for aircraft applications.
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7.1 Power Devices and Magnetics Characterization at Cryogenic Temperature
7.1.1 Power Devices Characterization
The methodology for static and dynamic characterization of power devices at cryogenic
temperature has been illustrated in previous literature and will not be repeated here [221]. The
state-of-the-art Si, SiC, and GaN MOSFETS in the 600 V~1.2 kV and tens of Amps range are
selected as candidates and are comprehensively characterized.
Si MOSFETs in general show improved characteristics at cryogenic temperature. Performance
of two Si MOSFETs from Infineon are characterized including 600 V/ 50 A IPZ60R040 C7
CoolMos and 900 V/ 35 A IPW90R120 C3 CoolMos.
Fig. 7-1 summarizes their performance with respect to the on-resistance, body diode forward
voltage, breakdown voltage, threshold voltage, transconductance, and switching losses. From Fig.
7-1, both the on-state resistance and switching loss decreases at cryogenic temperature while the
breakdown voltage also decreases.
SiC devices, however, show increased on-state resistance as indicated in the literature. Three
state-of–the-art 1.2 kV SiC MOSFETs from different manufacturers are characterized including
Wolfspeed 1200 V /30 A C3M0075120K, Rohm 1200 V /72 A SCT3030KL, and ST 1200 V /65
A SCT50N120 [221].
Fig. 7-2 summarizes their performance with respect to the on-resistance, body diode forward
voltage, breakdown voltage, threshold voltage, transconductance, and switching losses. From Fig.
7-2, as temperature decreases, the on-state resistance increases while the breakdown voltage keeps
constant. For devices from different manufacturers, the switching loss show various trends.
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Fig. 7-1. Performance of two Si MOSFET candidates at cryogenic temperature.
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Fig. 7-2. Performance of three SiC MOSFET candidates at cryogenic temperature.
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Fig. 7-2. Continued.

GaN MOSFETs in general also show improved characteristics at cryogenic temperature.
Performance of a 650 V GaN HEMT GS66516T from GaN System is characterized [222].
Fig. 7-3 summarizes their performance with respect to the on-resistance, reverse conduction
characteristics, breakdown voltage, threshold voltage, transconductance, and switching losses.
From Fig. 7-3, both the on-state resistance and switching loss can be reduced by around 30% at
cryogenic temperature while the breakdown voltage keeps constant. Thus, the 650V enhancement
GaN HEMT is a promising candidate for cryogenic power electronics system. Due to the extreme
fast switching speed at cryogenic temperature, the high dv/dt induced self-turn-on and high di/dt
induced gate voltage over-shoot of the device should be took care of.
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(a) On-resistance vs. temperature

(b) Reverse conduction characteristics vs.
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(c) Breakdown voltage vs. temperature
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(f) Switching loss vs. load (400 V, gate
resistance turn on 20Ω, turn off 2Ω )
Fig. 7-3. Performance of 65V GaN HEMT at cryogenic temperature.
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7.1.2 Magnetics Characterization
Two commonly used magnetic materials, ferrite N87 and nanocrystalline core Vitroperm 500F,
are selected for the following case study to demonstrate the performance of magnetic core at
cryogenic temperature. Since B-H curve is a function of temperature, frequency and flux density,
two materials are tested in the range from room temperature to cryogenic temperature. Under each
temperature point, the B-H curve test is conducted with varying sinusoidal exciting frequencies
from 3 kHz to 500 kHz, and different levels of flux density until the core is saturated. In the end,
the influence of low temperature on magnetic core characteristics is summarized [224].
Fig. 7-4(a) shows the Ferrite N87 B-H curves dependence on temperatures under the operating
point of 0.1 T and 100 kHz. The corresponding core loss as a function of temperature is presented
in Fig. 7-4(b). It can be found that the core loss increases by a factor of 13 as temperature decreases
from 298 K to 93 K. The core loss dependence on temperature under more operating frequencies
and flux density levels are tested and summarized in Fig. 7-5. A similar trend can be found that
the core loss increases more than 10 times when temperature decreases from room temperature to
cryogenic temperature.
Similarly, for the nanocrystalline Vitroperm 500F material, B-H curves at different
temperatures at the operating point 0.5 T and 20 kHz are given in Fig. 7-6(a). The corresponding
core loss as a function of temperature is summarized in Fig. 7-6(b). The core loss doubles as
temperature decreases from 298 K to 93 K. The core loss as a function of temperature and flux
density at frequencies of 20 kHz, 70 kHz, 100 kHz and 200 kHz are presented in Fig. 7-7. A similar
trend can be observed that core loss increases 1.5~2.5 times at the cryogenic temperature as
compared to that at the room temperature.
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(a) B-H curves vs. temperature

(b) Core loss vs. temperature

Fig. 7-4. Ferrite N87 characteristics under operating point 0.1 T and 100 kHz.

(a)

(b)

(c)

(d)

Fig. 7-5. Ferrite N87 temperature dependent characteristics under different frequencies, (a) 20
kHz, (b) 70 kHz, (c) 100 KHz, (d) 200 kHz.
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(a) B-H curves vs. temperature

(b) Core loss vs. temperature

Fig. 7-6. Vitroperm 500F characteristics under operating point 0.5 T and 20 kHz.

(a)

(b)

(c)

(d)

Fig. 7-7. Vitroperm 500F temperature dependent characteristics under different frequencies, (a) 20
kHz, (b) 70 kHz, (c) 100 KHz, (d) 200 kHz.
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The saturation flux density

is identified based on B-H curve where the flux density does not

increase when the exciting H field increases to a certain value. Fig. 7-8 shows the B-H curve of
ferrite N87 at 20 kHz with a large exciting source applied at different low temperatures. Although
the core is not fully saturated in the tested curve due to the limitation of the testing equipment, it
can be predicted that the saturation flux density will slight increase when the temperature decreases
from 298 K to 93 K, with a value around 0.4 T. Fig. 7-9 shows the B-H curves of the
nanocrystalline Vitroperm 500F at 20 kHz under different temperatures. It is observed that the
saturation flux density slightly increases in the range of 1.2 T~1.3 T when the temperature
decreases from 298 K to 93 K.

Fig. 7-8. Ferrite N87 saturation flux density dependence on temperature.
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Fig. 7-9. Vitroperm 500F saturation flux density dependence on temperature.

Permeability can be assessed based on the B-H curve. As shown in Fig. 7-10, (Ferrite N87 BH curve at 20 kHz), the dashed red curve (normal magnetization curve) consisting of all tips of the
B-H curves clearly shows the magnetization scopes: first initial magnetization associated with low
flux density below 0.025 T, then magnetization with a higher incremental permeability, and finally
rotation magnetization before saturation. The initial permeability and incremental permeability can
be calculated based on this curve. Fig. 7-11 summarizes the permeability of Ferrite N87 (both
initial permeability and incremental permeability) dependence on temperatures. At room
temperature (298K), the initial relative permeability is 2510, which matches the datasheet value
2200±25%. At cryogenic temperature (93 K), the initial permeability is 350, decreased by a factor
of 7.2. Similarly, the incremental permeability also decreases as temperature decreases.
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Normal
Magnetization Curve
298K

Normal
Magnetization Curve
93K

(a) Room temperature

(b) 93 K

Fig. 7-10. Ferrite N87 B-H curve dependence on temp. with magnetization curve highlighted.

(a) Initial permeability

(b) Incremental permeability curve

Fig. 7-11. Ferrite N87 permeability dependence on temperature at 20 kHz.

Normal
Magnetization Curve
93K

Normal
Magnetization Curve
298K

(a) Room temperature

(b) 93 K

Fig. 7-12. Vitroperm 500F B-H curve dependence on temp. with magnetization curve highlighted.
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(a) Initial permeability

(b) Incremental permeability curve

Fig. 7-13. Vitroperm 500F permeability dependence on temperature at 20 kHz.

Similarly, for the nanocrystalline Vitroperm 500F material, the B-H curves with the
magnetization curve under different temperatures are summarized in Fig. 7-12. Fig. 7-13 displays
the permeability dependence on temperature for Vitroperm 500F. The initial permeability at 93 K
decreases by 42% as compared to the value at room temperature. Also, the incremental
permeability as a function of magnetic field strength H shows a similar trend to initial permeability
when temperature decreases.

7.2 MW Three-Level Inverter System Design
7.2.1 Power Module Selection and Paralleling Strategy
Based on power device characterization results at cryogenic temperature, Si and GaN
MOSFETs are the preferred candidates. However, no commercial available high current Si or GaN
MOSFET modules exist in the market. Considering a MW-level inverter with 1 kV voltage and 1
kA current rating, tens of devices or converters need to be paralleled to deliver 1 MW power if
using the discrete Si or GaN MOSFETs with tens of amps current capability, which makes this
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approach not practical in real applications. Hence, high current SiC power module is selected for
the 1 MW three-level inverter.
The latest Wolfspeed 900 V/ 800 A SiC power module is selected. Fig. 7-14 shows the module
sample picture. The module static and dynamic characterization is conducted. Fig. 7-15 shows the
on-state resistance versus temperature. The lowest on-state resistance is achieved at around 0°C.
Fig. 7-16 shows the breakdown voltage trend versus the temperature. The breakdown voltage
slightly increases as temperature decreases and keeps above 1 kV. Fig. 7-17 illustrates the
switching transient waveforms at 500 V bus voltage and 760 A load condition with 1.3 Ω gate
resistance. The maximum voltage of the upper MOSFET during turn on is 938 V while the
maximum voltage of the lower MOSFET during turn off is 862 V. Fig. 7-18 summarizes the
switching loss at different load conditions and comparison with datasheet.
To achieve 1 MW power, two converters need to be paralleled based on the selected module.
Interleaving angle optimization discussed in the previous chapter is utilized for the two paralleled
500 kW inverters to reduce EMI noise.

Fig. 7-14. Wolfspeed 900 V/ 800 A high current power module.
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Fig. 7-15. On-state resistance versus temperature.

Fig. 7-16. Breakdown voltage versus temperature.

Fig. 7-17. Switching transient waveforms.
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Fig. 7-18. Switching loss versus load.

7.2.2 Switching Loop Analysis and Busbar Design
The equivalent circuit of a single phase of the three-level ANPC inverter is illustrated as Fig.
7-19. Different busbars, parasitic inductances, and commutation loops are highlighted. Fig. 7-20
shows the operation scheme. There are two commutation loops for a three-level ANPC inverter.
One commutation loop involves

and

, which is similar to a conventional loop in the two-

level phase legs. The parasitic inductance resonates with the output capacitance of

or

depending on which one is the synchronous switch. The other commutation loop involves
,
when

, and

. Since

and

is commutating with

voltage of

although

are in on state,

is equivalently paralleled with

, the drain-source voltage of

,

. Hence,

follows the drain-source

is a non-active switch during the half line cycle. The parasitic

inductance resonates with the output capacitance of
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Fig. 7-19. A single phase of the three-level ANPC inverter with parasitic inductance.

S1H & S3H

S2H
S2L
S1L & S3L

Fig. 7-20. Operation principle of the three-level ANPC inverter.
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Busbar is the main source of the inductance in a commutation loop. To reduce the loop parasitic
inductance, the magnetic cancelling principle must be followed and laminated busbar structure is
used. The small commutation loop only involves the neutral busbar and the negative or positive
busbar. The two parts should be laminated and put in two layers. The larger commutation loop
consist of four busbar parts including the neutral busbar, negative busbar and two middle busbars.
Considering the overall layout including the placement of power modules and capacitors, Fig. 721 shows the finalized busbar design for a single phase. The neutral busbar is a whole plate and
serve as the return path of the commutation loop, and other busbars are in another layer. The busbar
parts are coupled and the magnetic field can be canceled with the opposite current flowing
direction, resulting in lower loop inductance. Fig. 7-22 shows the measured small and large loop
impedance with the fabricated busbar prototype. The small and large loop inductance without the
power module are 2.5 nH and 10 nH, respectively.

Positive
Busbar

S1H

Middle Busbar

Neutral Busbar

AC Busbar

S3H

S2H
S2L

S3L
Middle Busbar
S1L

Negative
Busbar

Fig. 7-21. Laminated busbar design for a single phase of three-level ANPC inverter.
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Fig. 7-22. Measure impedance of the busbar.

7.2.3 Controller Design
Controller which can support four paralleled inverter is designed. 1 DSP (TMS320C6748) +1
FPGA (Spartan-6) based control structure is selected. The control algorithm splits into calculation
and modulation. DSP handles most of the computation while FPGA performs as a PWM generator.
The function diagrams are shown in Fig. 7-23 and Fig. 7-24.
7.2.4 Filter Design
Filters in the MW inverter system consists of coupled inductors, CM filters and DM filters. To
improve the inverter system power density, the switching frequency and interleaving angle are
optimized, modulation strategy to reduce circulating current and CM voltage and switching loss is
implemented, coupled inductor and CM inductor modeling and design optimization are also
conducted. The details are illustrated in previous chapters and are not repeated here.
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Fig. 7-23. Function diagram of DSP.

Fig. 7-24. Function diagram of FPGA.
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Although magnetic cores show degraded performance in very low temperature, cryogenic
cooling benefits the inductors windings due to a significant reduction in copper resistivity,
allowing a decrease in weight and increase in efficiency. Based on their magnetic characterization
results in low temperature, nanocrystalline material is selected for the coupled inductors and CM
chokes in the system. The DM inductors use air core structure due to the relatively low inductance
required and to maximize the benefit of cryogenic cooling. A unique feature of the inductors is the
use of 3-D printed thermoplastic housing that accommodates liquid nitrogen cooling for the large
inductors and reduce housing weight. The cooling of the inductor is tailored so that the windings
are kept cold, while the core is at highest possible temperature of the inductor. Fig. 7-25 and Fig.
7-26 shows the housing structure of the coupled inductor and CM inductor, respectively.

housing
wire
core

Fig. 7-25. Housing design of the coupled inductor.
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housing
wire
core

Fig. 7-26. Housing design of the CM inductor.

7.2.5 Cooling System Integration
As the SiC power module does not perform well at very low temperature, the power stage is
cooled with cold gas nitrogen. The coldplate is especially design to fit the gas cooling and a
temperature around 0°C is expected for half power operation point. The filters are cooled with
liquid nitrogen. 3D printing based housing are designed for all the inductors. The housing is
specially designed to accommodate liquid nitrogen and inductor heat dissipation requirement.
Thermal insulation are also implemented. Fig. 7-27 shows the cooling for the inverter system. Fig.
7-28 shows the inverter system integration including the power stage, EMI filters, controller,
cooling, connection bars, and enclosure [225].
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Fig. 7-27. Cooling of the inverter system.

AC Output

ACDM Filter

Liquid tubing

Inverter #2
Control

Coupled Inductor
Inverter #1

Gas tubing

DCCM Filter

DC Input

Fig. 7-28. Inverter system integration.
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7.3 MW Three-Level Inverter System Testing
7.3.1 Hardware
The 1 MW inverter system was fabricated. Fig. 7-29 shows one single phase of the inverter
prototype including the power modules, busbars, dc-link capacitors, gate drive circuits, and
isolated power supply. Fig. 7-30 shows the controller hardware including a DSP-FPGA core board,
communication units, voltage/current sampling circuits and ADC, and fiber optic boards. Fig. 731 and Fig. 7-32 shows the coupled inductor and CM inductor prototypes with 3D printing housing,
respectively. Fig. 7-33 shows the fabricated inverter prototype inside the enclosure.

Isolated power supply

Gate drive

Power module
Laminated busbar

DC-link capacitors

Fig. 7-29. A single phase of the three-level ANPC inverter prototype.
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Fig. 7-30. Controller hardware.

LN input/output

Litz wire
core

bottom
housing

top
housing

Fig. 7-31. Coupled inductor with 3D printing housing.

Litz wire

housing

LN input/output
Common-mode inductor

Fig. 7-32. CM inductor with 3D printing housing.
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ACDM
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Inverter #1

Inverter #2

Control board

Fig. 7-33. The inverter system.

7.3.2 Function Verification
Fig. 7-34 and Fig. 7-35 shows the pulse test results of one inverter at rated voltage and current
level. Fig. 7-36 shows the continuous power test waveforms at room temperature.

vAB: 1 kV/div

iA: 400 A/div iB: 400 A/div iC: 400 A/div
200 μs/div

Fig. 7-34. Pulse test – output voltage and current waveforms.
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vds_2H: 100 V/div

vds_1L: 100 V/div
560 V

vds_3L: 100 V/div

592 V

40 ns/div

Fig. 7-35. Pulse test – switching transient waveforms.

Vab 500V/div

ia , ib, ic, 200A/div

Fig. 7-36. Continuous power test – output voltage and current waveforms.

Fig. 7-37 show the phase voltages of the two parallel interleaved inverters with 60° interleaving
angles. Fig. 7-38 shows the CM EMI noise current comparison with 0° and 60° interleaving angle.
The 60° interleaving angle results in significantly reduced 3rd and 4th order switching harmonics
when compared to a 0° interleaving angle. Fig. 7-39 shows the three phase currents of one inverter
and one phase current of the second inverter. From Fig. 7-39, the Ia1 and Ia2 current waveforms
overlap with each other, which indicate a good load sharing between the two inverters.
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Va1 500V/div

Va2 500V/div

Vb1 500V/div

Vb2 500V/div

Fig. 7-37. Phase voltages of two 60° interleaved inverters.

Fig. 7-38. CM EMI noise comparison with 0° and 60° interleaving angles.

Ia2 Ia1 Ib1 Ic1 Three phase currents 200A/div

Drain-source voltage 500V/div

Fig. 7-39. Output currents of two paralleled inverters.
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7.3.3 Cryogenic Temperature Testing
As discussed, the EMI filter is cooled with liquid nitrogen, and the cooling channels are
presented in Fig. 7-27. The implementation is straightforward. The power stage is cooled with cold
gas nitrogen. Fig. 7-40 shows the cooling concept. The room temperature gas nitrogen will go
through coils which are submerged into a liquid nitrogen bucket. By adjusting the height of the
jack, the number of turns of the coils that are submerged into liquid nitrogen can be adjusted. The
cooling performance of the gas nitrogen system can be controlled by adjusting the flow rate of the
gas through a regulator combined with adjusting the number of coils turns submerged into the
liquid nitrogen. Fig. 7-41 shows the cooling system setup.
The inverter system is tested with cryogenic cooling. Fig. 7-42 shows the voltage and current
waveforms of one inverter. The three phase currents are measured with Rogowski coils and the
peak current is 520 A. The measured temperature of power modules in three phases and the cold
plate are 52°C, 49°C, 45°C, and 34°C, respectively. By increasing the gas nitrogen flow rate, the
power module temperature can be further reduced for efficiency optimization.

Gas Flow

Outside

Tube

Coil

Electrical Regulator
Valve
Inverter
Enclosure

Bucket
with LN2
Sawhorse

Jack

Fig. 7-40. Power stage cooling concept.
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Fig. 7-41. Cooling system setup.

Three phase output currents 200A/div

Line frequency device drain-source voltage 500V/div

Fig. 7-42. Voltage and current waveforms.
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7.4 Conclusion
This chapter presents the design and demonstration of a 1 MW three-level inverter with
cryogenic cooling. First, the state-of-the-art power devices and magnetics are comprehensively
characterized at cryogenic temperature. In general, the silicon and GaN MOSFETs have improved
performance (lower on-stage resistance and faster switching speed) at low temperature and are the
promising candidates for cryogenic applications while SiC MOSFETs have degraded performance
(increased on-state resistance and switching loss) at very low temperature. Both ferrite and
nanocrystalline magnetic materials have degraded performance (increased core loss and decreased
permeability) at very low temperature while the conductors (for winding and busbar) have
significantly reduced resistivity at low temperature. Second, due to the lack of silicon or GaN
based high current modules in the market, SiC power module is selected for the 1 MW inverter
design. Two 500 kW three-level ANPC inverters are paralleled to achieve 1 MW power delivery.
The inverter design including the power stage, controller, filters and cooling integration to fit
cryogenic cooling and achieve high power density are illustrated. Third, a MW three-level inverter
prototype with the cryogenic cooling system has been built. Experimental results are demonstrated
and verify the functionality of the inverter.
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8. Conclusion and Future Work

8.1 Conclusion
This dissertation studies the three-level inverter for aircraft application. The research focuses
on design of high power density three-level inverter emphasizing on passive reduction through
novel modulation and control, paralleling and interleaving strategy, filter modeling and design
optimization. The conclusions can be drawn as follows.
•

Analytical models for harmonic calculation of three-level NPC inverter with SVM are
developed, and the unique dc current harmonics characteristic of the NPC inverter are
identified. Accuracy of the models are experimentally verified. The optimal interleaving angle
to reduce dc-link capacitor high frequency current ripple is derived and experimentally
verified, which is highly dependent on power factor and modulation index and different from
the two-level inverter case. For example, at high modulation index, optimal interleaving angle
range is around 180° and around 90° for high power factor and low power factor, respectively.
The optimal interleaving angle ranges for CM and DM filter corner frequency are also derived
and experimentally verified, which is highly dependent on switching frequency. For example,
with 60 kHz switching frequency and impedance resonance well damped, around 180° and
30°~90° interleaving angle ranges are preferred for CM filter, and 30°~60° and 120°~180°
interleaving angle ranges are preferred for DM filter.

•

To improve inverter system power density, a space vector modulation is proposed for
paralleled three-level inverters to reduce common-mode voltage and switching loss in addition
to suppress the low frequency circulating current. The proposed modulation has adjustable
AZSV in every switching cycle, and thus ZSCC control can be achieved. The proposed
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modulation only uses vectors with a CMV magnitude equal to or smaller than

/6. Hence,

the CMV is reduced to half of conventional modulations. When ZSCC is small and within the
defined limit, the proposed modulation is the same as CMR modulation, and switching action
is eight times for two paralleled inverters. When ZSCC exceeds the limit, even for the worst
case that the fourth vector regulates in every switching cycle, the switching action is ten times
for two inverters. Therefore, switching loss is reduced compared to conventional modulations
which have twelve switching actions for two inverters.
•

To reduce the coupled inductor size and weight, a carrier based PWM method to achieve
minimum flux linkage for the coupled inverter in interleaved three-level inverters is proposed.
This modulation method is realized by injecting an optimal zero sequence offset to the
sinusoidal modulation. The optimal zero sequence offset is made up by several zero sequence
candidates and is a function of modulation index. The proposed modulation method has the
capability to balance the neutral point voltage for a three-level NPC inverter. The proposed
modulation method is compared with other popular carrier based and space vector based
PWM methods for three-level inverters. When the modulation index is low, the flux linkage
of the proposed modulation is reduced to around 50% of that of DPWM, NTSV and CMR
methods, and to around 80% of that of SPWM. When modulation index is high, the maximum
flux linkage of the proposed modulation is reduced to around 60% of the flux linkage of other
modulation methods. The proposed modulation method has similar loss and THD
characteristics as other continuous PWM methods.

•

To reduce EMI noise and thus reduce the required EMI filter, the inverter and filter topology
for common-mode noise reduction in a three-level inverter is investigated. First, the fourthleg strategy is applied to the three-level inverter fed motor drive for CM noise reduction.
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Unlike the case in two-level inverters, the nearest three vectors can be maintained to
synthesize the reference while zero CMV can be achieved at the same time. Experiments
conducted on a three-level NPC inverter show that with the fourth-leg and presented
modulation scheme applied, the CM noise has been significantly reduced, and ~25 dB
attenuation can be observed at the first noise peak in the EMI frequency range. Second, an
impedance balancing circuit is proposed for motor drive where both the dc source side and ac
motor side need to meet EMI standards and require EMI filters. The CM noise reduction
performance of the proposed method does not depend on motor and cable models. Experiment
results shows that both the ac and dc side can achieve 10~20 dB CM noise attenuation in the
150 kHz to 1 MHz frequency range. The required CM inductance of the conventional ac side
CM inductor is significantly reduced from 3.43 mH to 500 uH in the experiment.
•

To reduce the required filters, CM inductor flux density modeling, analysis, and filter design
optimization is conducted for three-level inverter. First, the spectrum concept is introduced
for CM inductor core saturation analysis and design optimization. Three components in the
CM inductor which may cause large CM flux density and core saturation are summarized:
switching frequency related components, impedance resonance frequency related components,
and modulation frequency related components. Each component is investigated for CM flux
density reduction and filter design optimization. Second, the CM flux density calculation
model has been developed. The impact of modulation index, dead time, NP voltage variation,
and CM inductor value on the maximum CM inductor flux density are comprehensively
analyzed. The maximum CM flux density has a non-monotonous relationship with modulation
index, and the worst case does not occur at full load or minimum load condition. The impact
of dead time on maximum CM flux density is highly dependent on modulation index. When
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modulation index is high, larger dead time results in higher maximum flux density. When
modulation index is low, larger dead time leads to lower maximum flux density. The impact
of NP voltage variation on CM current and CM flux density of the CM inductor can be
neglected due to the low parasitic capacitance in motor drive systems and the negligible
impact of NP voltage variation on switching frequency related components of CM voltage.
The CM inductor value largely impacts the maximum flux density. In some cases, increasing
the CM inductor value could reduce the dominant switching harmonic of the CM current.
Based on the CM inductor flux density analysis, an improved CM filter design procedure is
proposed to avoid over-design or under-design of the CM inductor.
•

The design and demonstration of a MW three-level inverter with cryogenic cooling is
presented, which provides guidance for high power three-level inverter design and cryogenic
power converter. In general, the Si and GaN MOSFETs have improved performance (lower
on-stage resistance and faster switching speed) at low temperature and are promising
candidates for cryogenic applications while SiC MOSFETs have degraded performance
(increased on-state resistance and switching loss) at very low temperature. Both ferrite and
nanocrystalline magnetic materials have degraded performance (increased core loss and
decreased permeability) at very low temperature while the conductors (for winding and busbar)
have significantly reduced resistivity at low temperature. The inverter design including the
power stage, controller, filters, and cooling integration to fit cryogenic cooling and achieve
high power density is illustrated and experimentally verified.
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8.3 Future Work
The recommended future work is drawn as follows.
•

Comprehensive filter modeling and design optimization
Although EMI filters have been well adopted in most power electronic system, the design is

usually based on ideal filter components and the design result is usually inaccurate or not optimized.
The non-ideality in filter components such as frequency dependent permeability of nanocrystalline
magnetic for CM inductors, current dependent permeability of powder core for DM inductors,
coupling and parasitic effect between filter components, core saturation impact on inductance and
noise attenuation performance needs to be further modeled and should be integrated to the filter
design procedure.
•

Multi-interleaved multilevel inverter topology
Increasing switching frequency is an effective way to reduce passives in an inverter system.

Although the emerging of wide bandgap semiconductor devices significantly increases the
switching frequency of power electronic converters, the switching frequency of inverter which has
a power rating of hundreds of kilowatts or megawatts can only operate at tens of kilohertz with
state of the art technologies.
To further increase the equivalent switching frequency at the input and output terminals of an
inverter, Multi-interleaved multilevel inverter topology is a promising candidate. Both multilevel
topology and interleaving topology result in increased equivalent switching frequency. Moreover,
with multilevel topology, the required voltage rating of individual device is reduced, which enables
more freedom in device selection. With the same current rating, usually the device with lower
breakdown voltage has lower on-state resistance and faster switching speed, which helps to further
increase switching frequency. With multi-paralleling topology, the current rating of the individual
258

inverter is also reduced, due to reduced di/dt, the switching frequency of individual inverter can
also be further increased.
•

Power inverter design to maximize the benefit of cryogenic cooling
Based on power semiconductor device characterization results presented in this dissertation,

GaN MOSFETs have significantly reduced on-state resistance and switching loss at cryogenic
temperatures. Thus, GaN based inverter with cryogenic cooling is a promising candidate to enable
high switching frequency and achieve high power density.
Current source inverter has the inherent advantage of easier to be paralleled. With cryogenic
cooling, superconducting coils can be applied and significantly reduce the size and weight of the
bulky dc side inductors that required for current source inverter. Thus, multi-interleaving current
source inverters with cryogenic cooling is also a promising candidate to achieve high power
density.

259

References

260

[1]

Amendment no. 3 to the NASA Research Announcement (NRA), “Research opportunities
in aeronautics – 2015 (ROA-2015),” NNH14ZEA001N, 2015.

[2]

J. A. Weimer, “The role of electric machines and drives in the more electric aircraft,”
Electric Machines and Drives Conference, IEMDC'03, 2003, pp. 11-15.

[3]

M. Hirst, A. McLoughlin, P. J. Norman, and S. J. Galloway, “Demonstrating the more
electric engine: a step towards the power optimized aircraft,” Electric Power Applications,
IET, vol. 5, 2011, pp. 3-13.

[4]

D. Dong, F. Luo, X. Zhang, D. Boroyevich, and P. Mattavelli, “Grid interface bidirectional
converter for residential dc distribution systems part 2: AC and dc interface design with
passive components minimization,” IEEE Trans. Power Electron., vol. 28, no. 4, pp. 16671679, Apr. 2013.

[5]

D. Dong, X. Zhang, F. Luo, D. Boroyevich, P. Mattavelli, “Common-mode EMI noise
reduction for grid-interface converter in low-voltage DC distribution system,” IEEE Applied
Power Electronics Conference and Exposition (APEC), pp. 451-457, Feb. 2012.

[6]

F. Luo, X. Zhang, D. Boroyevich, P. Mattavelli, J. Xue, F. Wang, and N. Gazel, “On
discussion of ac and dc side EMI filters design for conducted noise suppression in dc-fed
three-phase motor drive sys-tem,” IEEE Applied Power Electronics Conference and
Exposition (APEC), Mar. 2011, pp. 667-672.

[7]

José Rodríguez, L. G. Franquelo, S. Kouro, et.al. “Multilevel converters: an enabling
technology for high-power applications,” Proceedings of the IEEE, vol. 97, issue 11, pp.
1786-1818, 2009.

[8]

José Rodríguez, J. S. Lai, and F. Z. Peng, “Multilevel Inverters: A survey of topologies,
controls, and applications,” Industrial Electronics, IEEE Transactions on, vol. 49, no. 4, pp.
724-738, Aug. 2002.

[9]

José Rodríguez, S. Bernet, B. Wu, et.al. “Multilevel voltage-source-converter topologies for
industrial medium-voltage drives,” Industrial Electronics, IEEE Transactions on, vol. 54,
no. 6, pp. 2930-2945, Dec. 2007.

[10]

F. Z. Peng, W. Qian, D. Cao, “Recent advances in multilevel converter/inverter topologies
and applications,” International Power Electronics Conference (IPEC), pp. 492-501, 2010.

[11]

S. Kouro, M. Malinowski, K. Gopakumar, et.al. “Recent advances and industrial
applications of multilevel converters,” Industrial Electronics, IEEE Transactions on, vol.
261

57, Issue 8, pp. 2553-2580, 2010.
[12]

L. G. Franquelo, J. Rodriguez, J. I. Leon, et.al. “The age of multilevel converters arrives,”
IEEE Industrial Electronics Magazine, vol. 2, no. 2, pp. 28-39, Jun. 2008.

[13]

L. G. Franquelo, J. I. Leon, and E. Dominguez, “Recent advances in high-power industrial
applications,” Industrial Electronics, IEEE International Symposium on, pp. 5-10, 2010.

[14]

Y. D. Li, H. Akagi, F. Z. Peng, et.al, “Multilevel converters: recent development of
topologies and PWM control methods,” IEEE Energy Conversion Congress and Exposition
(ECCE), 2011.

[15]

L. G. Franquelo and J. I. Leon, "Multilevel converters: present and future," IEEE Industrial
Electronics Society (IECON), 2012.

[16]

B. K. Bose, “Power electronics and motor drives recent progress and perspective,”, IEEE
Transactions on Industrial Electronics, vol. 56, no. 2, pp. 581-588, Feb. 2009.

[17]

A. Nabae, I. Takahashi, and H. Akagi, “A neutral-point clamped PWM inverter,” Industrial
Application, IEEE Transactions on, vol. 1, pp. 518-523, 1981.

[18]

H. Akagi, “Classification, terminology, and application of the modular multilevel cascade
converter (MMCC),” International Power Electronics Conference (IPEC), pp. 508-515,
2010.

[19]

N. Celanovic and D. Boroyevich, “A fast space-vector modulation algorithm for multilevel
three-phase converters,” IEEE Transactions on Industrial Applications, vol. 37, no. 2, pp.
637-641, 2001.

[20]

A. K. Gupta and A. M. Khambadkone, “A space vector PWM scheme for multilevel
inverters based on two-level space vector PWM,” IEEE Transactions on Industrial
Electronics, vol. 53, no. 5, pp. 1631-1639, 2006.

[21]

D. G. Holmes and T. Lipo, “Pulse Width Modulation for Power Converters: Principles and
Practice”, Piscataway, NJ, IEEE Press, 2003.

[22]

P. Hammond, “A new approach to enhance power quality for medium voltage AC drives,”
IEEE Transactions on Industrial Applications, vol. 33, no. 1, pp. 202-208, 1997.

[23]

C. Rech and J. R. Pinheiro, “Hybrid multilevel converters: Unified analysis and design
considerations,” IEEE Transactions on Industrial Electronics, vol. 54, no. 2, pp. 1092-1104,
Apr. 2007.

[24]

T. Kawabata and S. Higashino, “Parallel operation of voltage source inverters,” IEEE Trans.
262

Industrial Application, vol. 24, no. 2, 1988, pp. 281-287.
[25]

J. Holtz, W. Lotzkat, and K. Werner, “A high-power multi-transistor-inverter
uninterruptable power supply system,” IEEE Trans. Power Electronics, vol. 3, no. 3, 1988,
pp. 278-285.

[26]

H. Akagi, and S.Tamura, “A Passive EMI Filter for Eliminating Both Bearing Current and
Ground Leakage Current From an Inverter-Driven Motor”, IEEE Trans. on Power
Electronics, vol. 21, no. 5, pp. 1459 - 1469, Sept. 2006.

[27]

T. Friedli, J. Kolar, J. Rodriguez, and W. W. Patrick, “Comparative evaluation of threephase ac–ac matrix converter and voltage dc-link back to back converter systems,” IEEE
Trans. Ind. Electron., vol. 59, no. 12, pp. 4487-4510, Dec. 2012.

[28]

Y. Sheng, W. Eberle, and L. Yan-Fei, “A novel EMI filter design method for switching
power supplies,” Power Electronics, IEEE Transactions on, vol. 19, pp. 1668-1678, 2004.

[29]

G. I. Orfanoudakis, M. A. Yuratich, , S. M. Sharkh, “Nearest-vector modulation strategies
with minimum amplitude of low-frequency neutral-point voltage oscillations in the neutralpoint-clamped converter,” Power Electronics, IEEE Transactions on, vol.28, no.10, pp.
4485-4499, Oct. 2013.

[30]

G. I. Orfanoudakis, M. A. Yuratich, , S. M. Sharkh, “Hybrid modulation strategies for
eliminating low frequency low-frequency neutral-point voltage oscillations in the neutralpoint-clamped converter,” Power Electronics, IEEE Transactions on, vol.28, no.8, pp. 36533658, Aug. 2013.

[31]

J. Chivite-Zabalza, P. Izurza-Moreno, D. Madariaga, G. Calvo, and M. A. Rodriguez,
“Voltage balancing control in 3-Level neutral-point clamped inverters using triangular
carrier PWM modulation for FACTS applications,” IEEE Trans. Power Electron., vol. 28,
no. 10, pp. 4473-4484, Oct. 2013.

[32]

Yang Jiao, “High power high frequency 3-level neutral point clamped power conversion
system,” Ph. D Dissertation, Virginia Tech, 2015.

[33]

N. Celanovic and D. Boroyevich, “A comprehensive study of neutral-point voltage
balancing problem in three level neutral-point-clamped voltage source PWM inverters,”
IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 535-541, 1999.

[34]

A. Bendre, S. Krstic, J. Vander Meer, and G. Venkataramanan, “Comparative evaluation of
modulation algorithms for neutral point clamped converters", IEEE Trans. on Ind. Appl.,
263

vol. 41, no. 2 pp: 634-643, Mar./Apr. 2005.
[35]

Y. Wu; M. A. Shafi, A. M. Knight, and R. A. McMahon, “Comparison of the effects of
continuous and discontinuous PWM schemes on power losses of voltage-sourced inverters
for induction motor drives," IEEE Trans. Power Electron., vol. 26, no. 1, pp. 182-191, Jan.
2011.

[36]

D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, “Common-mode circulating current
control of paralleled interleaved three-Phase two-Level voltage-source converters with
discontinuous space-vector modulation," IEEE Trans. Power Electron., vol. 26, no. 12, pp.
3925-3935, Dec. 2011.

[37]

K. Hee-Jung, L. Hyeoun-Dong, and S. Seung-ki, “A new PWM strategy for common-mode
voltage reduction in neutral-point-clamped inverter-fed ac motor drives,” IEEE Trans. Ind.
Appl., vol. 37, no. 6, pp. 1840-1845, Nov./Dec. 2001.

[38]

H. Zhang, A. von Jouanne, etc. “Multilevel inverter modulation schemes to eliminate
common-mode voltages,” Industry Applications, IEEE Transactions on, vol. 36, no. 6, pp.
1645-1653, 2000.

[39]

C-.C. Hou, C-.C. Shih, P-.T. Cheng, and A. M. Hava, “Common-mode voltage reduction
pulse width modulation techniques for three-phase grid-connected converters," Power
Electronics, IEEE Transactions on, vol.28, no.4, pp.1971-1979, April 2013.

[40]

X. Zhang, D. Boroyevich, R. Burgos, P. Mattavelli, and F. Wang, “Evaluation of alternative
modulation schemes for three-level neutral point-clamped three-phase inverters,” IEEE
Energy Conversion Congress and Exposition (ECCE), pp.2131-2138, Sept. 2013.

[41]

X. Zhang, R. Burgos, D. Boroyevich, P. Mattavelli, and F. Wang, “Improved common-mode
voltage elimination modulation with dead time compensation for three-level neutral-pointclamped three-phase inverters,” IEEE Energy Conversion Congress and Exposition (ECCE),
pp. 4240-4246, Sept. 2013.

[42]

X. Zhang, D. Boroyevich, R. Burgos, P. Mattavelli, and F. Wang, “Impact and compensation
of dead time on common mode voltage elimination modulation for neutral-point-clamped
three-phase inverters,” IEEE Energy Conversion Congress and Exposition (ECCE), pp.
1016-1022, 2013.

[43]

T. Kawabata and S. Higashino, “Parallel operation of voltage source inverters,” IEEE Trans.
Industrial Application, vol. 24, no. 2, 1988, pp. 281-287.
264

[44]

J. Holtz, W. Lotzkat, and K. Werner, “A high-power multi transistor-inverter uninterruptable
power supply system,” IEEE Trans. Power Electronics, vol. 3, no. 3, 1988, pp. 278-285.

[45]

L. Asiminoaei, E. Aeloiza, J. H. Kim, and P. Enjeti, “Parallel interleaved inverters for
reactive power and harmonic compensation,” Proc. of PESC, 2006, pp. 1 - 7.

[46]

L. Asiminoaei, E. Aeloiza, J. H. Kim, and P. Enjeti, “An interleaved active power filter with
reduced size of passive components,” Proc. of PESC, 2006, pp. 969 - 976.

[47]

D. G. Holmes and T. A. Lipo, “Pulse Width Modulation for Power Converters: Principles
and Practice,” Piscataway, NJ, IEEE Press, 2003.

[48]

M. Bierhoff and F. W. Fuchs, “DC link harmonics of three phase voltage source converters
influenced by the pulse width modulation strategy - an analysis,” 31st Annual Conference of
IEEE Industrial Electronics Society (IECON), pp. 491-496, Nov. 2005.

[49]

B. P. McGrath and D. G. Holmes, “A general analytical method for calculation inverter Dclink current harmonics,” IEEE Trans. Ind. Appl., vol. 45, no. 5, pp. 1851–1859, Sep./Oct.
2009.

[50]

Pratibha N, and S. Srinivas, “Spectral analysis of SPWM controlled cascaded three-level
inverter drive,” IEEE Region 10 conference (TENCON), pp. 697–702, Nov. 2016.

[51]

I. Dolguntseva, R. Krishna, D. E. Soman and M. Leijon, “Contour-based dead-time
harmonic analysis in a three-level neutral-point-clamped inverter,” IEEE Trans. Ind.
Electron., vol. 62, no. 1, pp. 203-210, Jan. 2015.

[52]

K. Song, M. Wu, V. G. Agelidis, and H. Wang, “Line current harmonics of three-level
neutral-point-clamped electric multiple unit rectifiers: analysis, simulation and testing,” IET
Power Electron. vol. 7, no. 7, pp. 1850-1858, 2014.

[53]

S. K. T. Miller, T. Beechner, and J. Sun, “A comprehensive study of harmonic cancellation
effects in interleaved three-phase VSCs,” Proc. of PESC, 2007, pp. 29 35.

[54]

D. Zhang, F. Wang, R. Burgos, R. Lai, T. Thacker, and D. Boroyevich, “Interleaving impact
on harmonic current in dc and ac passive components of paralleled three-phase voltagesource converters,” Proc. of APEC, 2008, pp. 219-225.

[55]

S. Jayawant and J. Sun, “Double-integral Fourier analysis of interleaved pulse width
modulation computers,” Proc. of COMPEL, 2006, pp.34-39.

[56]

T. Beechner and J. Sun, “Harmonic cancellation under interleaved PWM with harmonic
injection,” Proc. of PESC, 2008, pp. 1515 – 1521.
265

[57]

T. Beechner and J. Sun, “Harmonic cancellation under interleaved PWM with harmonic
injection,” IEEE Power Electron. Spec. Conf. (PESC), pp. 1515-1520, 2008.

[58]

L. Asiminoaei, E. Aeloiza, J. H. Kim, and P. Enjeti, “Parallel interleaved inverters for
reactive power and harmonic compensation,” IEEE Power Electron. Spec. Conf. (PESC),
pp.1-7, 2006.

[59]

L. Asiminoaei, E. Aeloiza, J. H. Kim, and P. Enjeti, “An interleaved active power filter with
reduced size of passive components,” IEEE Applied Power Electronics Conference and
Exposition (APEC), pp. 219-225, 2007.

[60]

D. Zhang, F. Wang, R. Burgos, R. Lai, and D. Boroyevich, “Interleaving impact on ac
passive components of paralleled three-phase voltage-source converters,” Proc. of IAS,
2008, pp. 1-7.

[61]

D. Zhang, F. Wang, R. Burgos, R. Lai, T. Thacker, and D. Boroyevich, “Interleaving impact
on harmonic current in DC and AC passive components of paralleled three-phase voltagesource converters,” Proc. of APEC, 2008, pp. 219-225.

[62]

S. Schroder, P. Tenca, T. Geyer, P. Soldi, L. Garces, R. Zhang, T. Toma, and P. Bordignon,
“Modular high-power shunt-interleaved drive system: a realization up to 35 MW for oil &
gas applications,” Proc. of IAS, 2008, pp. 1-8.

[63]

D. Zhang, F. Wang, R. Burgos, R. Lai, and D. Boroyevich, “Impact of interleaving on ac
passive components of paralleled three-phase voltage-source converters,” IEEE Trans. Ind.
Appl., vol. 46, no. 3, pp. 1042-1054, May/Jun. 2010.

[64]

D. Zhang, F. Wang, R. Burgos, R. Lai, and D. Boroyevich, “DC-link ripple current reduction
for paralleled three-phase voltage-source converters with interleaving,” IEEE Trans. Power
Electron., vol. 26, no. 6, pp. 1741-1753, Jun. 2011.

[65]

Z. Quan and Y. Li, “Impact of carrier phase shift PWM on the dc link current of single and
interleaved three-phase voltage source converters,” IEEE Energy Conversion Congress and
Exposition (ECCE), pp. 3851-3855, Sep. 2017.

[66]

Y. Komatsuzaki, “Cross current control for parallel operating three-phase inverter,” Proc. of
PESC 1994, pp. 943-950.

[67]

Y. Ito and O. Iyama, “Parallel redundant operation of UPS with robust current minor loop,”
Proc. Of PCC 1997, pp. 489-493.

[68]

C. S. Lee, “parallel UPS with an instantaneous current sharing control,” Proc. of IAS 1998,
266

pp. 568-573.
[69]

L. H. Walker, “10-MW GTO converter for battery peaking service,” IEEE Trans. Industrial
Application, vol. 26, no. 1, 1990, pp. 850-858.

[70]

K. Imaie, S. Ito, and S. Ueda, “PWM control method of multiple inverters for MAGLEV,”
Proc. of PCC 1993, pp. 55-60.

[71]

S. Iot, K. Imaie, K. Nakata, S. Ueda, and K. Nakamura, “A series of PWM methods of a
multiple inverter for adjustable frequency drive,” Proc. of PCC, 1993, pp. 190-195.

[72]

J. Ji and S. Sul, “Operation analysis and new current control of parallel connected dual
converter system without inter-phase reactors,” Proc. of IAS, 1999, pp. 235-240.

[73]

S. Ogasawara, J. Takagaki, and H. Akagi, “A novel control scheme of a parallel currentcontrolled PWM inverter,” IEEE Trans. Industrial Application, vol. 28, no. 5, 1992, pp.
1023-1030.

[74]

A. M. Kamel and T. H. Ortmeyer, “Harmonic reduction in single-phase inverter using a
parallel operation technique,” Proc. of APEC, 1989, pp. 101-108.

[75]

K. Kamiyama, T. Ohmae, and T. sukegawa, “Application trends in AC motor drives,” Proc.
of IECON, 1992, pp. 31-36.

[76]

K. Matsui, Y. Murai, M. Watanabe, M. Kaneko, and F. Ueda, “A pulse width modulated
inverter with parallel connected transistors using current-sharing reactors,” IEEE Trans.
Power Electronics, vol. 8, no. 2, 1993, pp. 186-191.

[77]

F. Ueda, K. Matsui, M. Asao, and K. Tsuboi, “Parallel-connections of pulse width modulated
inverters using current sharing reactors,” IEEE Trans. Power Electronics, vol. 10, no. 6,
1995, pp. 1246-1251.

[78]

C. Pan and Y. Liao, “Modeling and control of circulating currents for parallel three-phase
boost rectifiers with different load sharing,” IEEE Trans. Industrial Electronics, vol. 55, no.
7, 2008, pp. 2776 – 2785.

[79]

M. N. Marwali, J. Jin-Woo, and A. Keyhani, “Control of distributed generation systems part II: load sharing control,” IEEE Trans. Power Electronics, vol. 19, no. 6, 2004, pp. 15511561.

[80]

W. Lee, T. Lee, S. Lee, K. Kim, D. Hyun, and I. Suh, “A master and slave control strategy
for parallel operation of three-phase UPS systems with different ratings,” Proc. of APEC,
2004, pp. 456 – 462.
267

[81]

Z. Ye, K. Xing, S. Mazumder, D. Boroyevich, and F. C. Lee, “Modeling and control of
parallel three-phase PWM boost rectifiers in PEBB-based DC distributed power systems,”
Proc. of APEC, 1998, pp. 1126 – 1132.

[82]

U. Borup, F. Blaabjerg, and P. N. Enjeti, “Sharing of nonlinear load in parallel-connected
three-phase converters,” IEEE Trans. Industrial Application, vol. 37, no. 6, 2001, pp. 18171823.

[83]

Z. Ye, D. Boroyevich, J. Choi, and F. C. Lee, “Control of circulating current in two parallel
three phase boost rectifier,” IEEE Trans. Power Electronics, vol. 17, no. 5, 2002, pp. 609–
615.

[84]

T. P. Chen, “Circulating zero-sequence current control of parallel three-phase inverters,”
IEE Trans. Electric Power Application, vol. 153, no.2, 2006, pp. 282 – 288.

[85]

S. K. Mazumder, “Continuous and discrete variable-structure controls for parallel threephase boost rectifier,” IEEE Trans. Industrial Electronics, vol. 52, no. 2, 2005, pp. 340–354.

[86]

H. W. van der Broeck, H. C. Skudelny and G. V. Stanke, “Analysis and realization of a pulse
width modulator based on voltage space vectors,” IEEE Trans. Industrial Application, vol.
24, no. 1, 1988, pp. 142 – 150.

[87]

K. Xing, F. C. Lee, D. Boroyevich, Z. Ye, and S. Mazumder, “Interleaved PWM with
discontinuous space-vector modulation,” IEEE Trans. Power Electronics, vol. 14, no. 5,
1999, pp. 906 – 917.

[88]

X. Zhang, W. Zhang, J. Chen, and D. Xu, “Deadbeat control strategy of circulating currents
in parallel connection system of three-phase PWM converter,” IEEE Trans. Energy
Convers., vol. 29, no. 2, pp. 406-417, Jun. 2014.

[89]

T. P. Chen, “Dual-modulator compensation technique for parallel inverters using spacevector modulation,” IEEE Trans. Ind. Electron., vol. 56, no. 8, pp. 3004-3012, Aug. 2009.

[90]

B. Cougo, G. Gateau, T. Meynard, M. Bobrowska-Rafal, and M. Cousineau, “PD
modulation scheme for three-phase parallel multilevel inverters,” IEEE Trans. Ind.
Electron., vol. 59, n0. 2, pp. 690-700, Feb. 2012.

[91]

J. S. Siva Prasad, R. Ghosh, and G. Narayanan, “Common-mode injection PWM for parallel
converters,” IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 789-794, Feb. 2015.

[92]

R. Zhu, M. Liserre, Z. Chen, X. Wu, “Zero-sequence voltage modulation strategy for multi
parallel converters circulating current suppression,” IEEE Trans. Ind. Electron., vol. 64, no.
268

3, pp. 1841-1852, Mar. 2017.
[93]

S. K. Mazumder, K. Acharya, and M. Tahir, “Joint optimization of control performance and
network resource utilization in homogeneous power networks,” IEEE Trans. Ind. Electron.,
vol. 56, no. 5, pp. 1736-1745, May 2009.

[94]

S. K. Mazumder, “A novel discrete control strategy for independent stabilization of parallel
three-phase boost converters by combining space vector modulation with variable structure
control,” IEEE Trans. Power Electron., vol. 18, no. 4, pp. 1070-1083, Jul. 2003.

[95]

Z. Shao, X. Zhang, F. Wang, and R. Cao, “Modeling and elimination of zero-sequence
circulating current in parallel three-level T-type grid-connected inverters,” IEEE Trans.
Power Electron., vol. 30, no. 2, pp. 1050-1063, Feb. 2015.

[96]

Y. Li, X. Yang, and W. Chen, “Circulating current analysis and suppression for configured
three-limb inductors in paralleled three-level t-type converters with space vector
modulation,” IEEE Trans. Power Electron., vol. 32, no. 5, pp. 3338-3354, May 2017.

[97]

X. Xing, Z. Zhang, C. Zhang, J. He, and A. Chen, “Space vector modulation for circulating
current suppression using deadbeat control strategy in parallel three-level neutral-clamped
inverters,” IEEE Trans. Ind. Electron., vol. 64, no. 2. pp 977-987, Feb. 2017.

[98]

Q. Zhang, X. Xing, and K. Su, “Space vector modulation method for simultaneous common
mode voltage and circulating current reduction in parallel three-level inverters,” IEEE Trans.
Power Electron., vol. 34, no. 4, pp. 3053-3066, Apr. 2019.

[99]

G. Carrara, S. Gardella, M. Calais, “A new multilevel PWM method: A theoretical analysis,”
IEEE Trans. Power Electron., vol. 7, no. 3, pp. 497-505, Jul. 1992.

[100]

D. G. Holmes and T. A. Lipo, Pulse Width Modulation for Power Converters: Principles
and Practice. Piscataway, NJ, IEEE Press, 2000.

[101]

R. Lai, F. Wang, R. Burgos, Y. Pei, D. Boroyevich, B. Wang, T. A. Lipo, V. D. Immanuel,
K. J. Karimi, “A systematic topology evaluation methodology for high-density three-phase
PWM AC-AC converters," IEEE Trans. Power Electron, vol. 23, no. 6, Nov. 2008.

[102]

L. Fang, D. Boroyevich, P. Mattavelli, X. Zhang “On discussion of switching frequency
impacts on DC-fed motor drive EMI filter design”, IEEE Applied Power Electronics
Conference and Exposition (APEC), pp. 623-627, Feb. 2012.

[103]

Xuning Zhang, “Passive Component Weight Reduction for three phase power converters,"
Ph.D. Dissertation, Virginia Tech, 2014.
269

[104]

T. G. Habetler and D. M. Divan, “Acoustic noise reduction in sinusoidal PWM drives using
a randomly modulated carrier,” IEEE Trans. Power Electron., vol. 6, no. 3, pp. 356-363, Jul.
1991.

[105]

A. M. Trzynadlowski, F. Blaabjerg, J. K. Pedersen, R. L. Kirlin, and S. Legowski, “Random
pulse width modulation techniques for converter fed drive systems - A review,” IEEE Trans.
Ind. Appl., vol. 30, no. 5, pp. 1166-1175, Sep./Oct. 1994.

[106]

C. B. Jacobina, A. M. N. Lima, E. R. C. da Silva, and A. M. Trzynadlowski, “Current control
for induction motor drives using random PWM,” IEEE Trans. Ind. Electron., vol. 45, no. 5,
pp. 704-712, Oct. 1998.

[107]

A. M. Trzynadlowski, M. M. Bech, F. Blaabjerg, J. K. Pedersen, R. L. Kirlin, and M.
Zigliotto, “Optimization of switching frequencies in the limited-pool random space vector
PWM strategy for inverter-fed drives,” IEEE Trans. Power Electron., vol. 16, no. 6, pp. 852857, Nov. 2001.

[108]

A. M. Trzynadlowski, Zhiqiang Wang, James M. Nagashima, C. Stancu, M. H. Zelechowski,
“Comparative investigation of PWM techniques for a new drive for electric vehicles,” IEEE
Trans. Ind. Appl., vol. 39, no. 5, pp. 1396-1403, Sep./Oct. 2003.

[109]

A. M. Trzynadlowski, K. Borisov, Y. Li, and L. Qin, “A novel random PWM technique
with low computational overhead and constant sampling frequency for high-volume, lowcost applications,” IEEE Trans. Power Electron., vol. 20, no. 1, pp. 116-122, Jan. 2005.

[110]

S. Kaboli, J. Mahdavi, and A. Agah, “Application of random PWM technique for reducing
the conducted electromagnetic emissions in active filters,” IEEE Trans. Ind. Electron., vol.
54, no. 4, pp. 2333-2343, Aug. 2007.

[111]

S. Kaboli, A. H. Rajaei, and A. Sheikhi, “Application of random PWM techniques for
reducing the electromagnetic interference of Vienna rectifiers in distribution power system,”
in Proc. IEEE 6th Int. Power Electron. Motion Control Conf., pp. 998-1003, May, 2009.

[112]

E. Un and A. M. Hava, “A near-state PWM method with reduced switching losses and
reduced common-mode voltage for three-phase voltage source inverters,” IEEE Trans. Ind.
Appl., vol. 45, no. 2, pp. 782-793, Mar./Apr. 2009.

[113]

A. M. Hava, N. O. Cetin, and E. Un, “On the contribution of PWM methods to the common
mode (leakage) current in conventional three-phase two-level inverters as applied to ac
motor drives,” in Conf. Rec. IEEE IAS Annual Meeting, pp. 1-8, 2008.
270

[114]

N. O. Cetin and A. M. Hava, “Interaction between the filter and PWM units in the sine filter
configuration utilizing three-phase ac motor drives employing PWM inverters,” IEEE
Energy Conversion Congress and Exposition (ECCE), pp. 2592-2599, Sep. 2010.

[115]

D. Jiang, F. Wang, and Jing Xue, “PWM impact on CM noise and AC CM choke for
variable-speed motor drives,” IEEE Trans. Ind. Appl., vol. 49, no. 2, pp. 963-972, Mar./Apr.
2013.

[116]

M. Ali, E. Laboure, and F Costa, “Integrated active filter for differential mode noise
suppression,” IEEE Trans. Power Electron., vol. 29, no. 3, pp. 1053-1057, Mar. 2014.

[117]

S. Wang, Y. Y. Maillet, F. Wang, D. Boroyevich, and R. Burgos, “Investigation of hybrid
EMI filters for common-mode EMI suppression in a motor drive system,” IEEE Trans.
Power Electron., vol. 25, no. 4, pp. 1034-1045, Apr. 2010.

[118]

W. Chen, W. Zhang, X. Yang, Z. Sheng, and Z. Wang, “An experimental study of commonand differential-mode Active EMI filter compensation characteristics,” IEEE Trans.
Electromagn. Compat., vol. 51, no. 3, pp. 683-691, Aug. 2009.

[119]

W. Chen, X. Yang, and Z. Wang, “An active EMI filtering technique for improving passive
filter low-frequency performance,” IEEE Trans. Electromagn. Compat., vol. 48, no. 1, pp.
172-177, Feb. 2006.

[120]

N. K. Poon, J. C. P. Liu, C. K. Tse, and M. H. Pong, “Techniques for input ripple current
cancellation: classification and implementation,” IEEE Trans. Power Electron., vol. 15, no.
6, pp. 1144–1152, Nov. 2000.

[121]

Y.-C. Son and S. Seung-Ki, “Generalization of active filters for EMI reduction and
harmonics compensation,” IEEE Trans. Ind. Appl., vol. 42, no. 2, pp. 545-551, Mar./Apr.
2006.

[122]

M. C. Di Piazza, A. Ragusa, and G. Vitale, “An optimized feedback common mode active
filter for vehicular induction motor drives,” IEEE Trans. Power Electron., vol. 26, no. 11,
pp. 3153-3162, Nov. 2011.

[123]

W. Chen, X. Yang, J. Xue, and F. Wang, “A novel filter topology with active motor CM
impedance regulator in PWM ASD system,” IEEE Trans. Ind. Electron., vol. 61, no. 12, pp.
6938-6946, Dec. 2014.

[124]

P. Pairodamonchai, S. Suwankawin, and S. Sangwongwanich, “Design and implementation
of a hybrid output EMI filter for high-frequency common-mode voltage compensation in
271

PWM inverters,” IEEE Trans. Ind. Appl., vol. 45, no. 5, pp. 1647-1659, Sep./Oct. 2009.
[125]

M. C. Di Piazza, M. Luna, and G.Vitale, “EMI reduction in DC-fed electric drives by active
common-mode compensator,” IEEE Trans. Electromagn. Compat., vol. 56, no. 5, pp. 10671076, Oct. 2014.

[126]

C. Zhu and T. H. Hubing, “An active cancellation circuit for reducing electrical noise from
three-phase AC motor drivers,” IEEE Trans. Electromagn. Compat., vol. 56, no. 1, pp. 6066, Feb. 2014.

[127]

D. Hamza, Q. Mei, and P. K. Jain, “Application and stability analysis of a novel digital active
EMI filter used in a grid-tied PV micro inverter module,” IEEE Trans. Power Electron., vol.
28, no. 6, pp. 2867-2874, Jun. 2013.

[128]

D. Hamza, M. Pahlevaninezhad, and P. K. Jain, “Implementation of a novel digital active
EMI technique in a DSP-based DC–DC digital controller used in electric vehicle (EV),”
IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3126-3137, Jul. 2013.

[129]

W. Chen, X. Yang, and Z. Wang, “A novel hybrid common-mode EMI filter with active
impedance multiplication,” IEEE Trans. Ind. Electron., vol. 58, no. 5, pp. 1826-1834, May
2011.

[130]

K. Mainali and R. Oruganti, “Design of a current-sense voltage-feedback common mode
EMI filter for an off-line power converter,” in Proc. IEEE Power Electron. Spec. Conf., pp.
1632-1638, 2008.

[131]

D. Shin, S.Kim,G. Jeong, J. Park, J, Park, K. J. Han, and J.Kim, “Analysis and design guide
of active EMI filter in a compact package for reduction of common-mode conducted
emissions,” IEEE Trans. Electromagn. Compat., vol. 57, no. 4, pp. 660-671, Aug. 2015.

[132]

X. Chang, W. Chen, Y. Yang, K. Wang, and X. Yang, “Research and realization of a novel
active common-mode EMI filter,” Applied Power Electronics Conference and Exposition
(APEC), pp. 1941-1945, 2015.

[133]

D. Hamza, M. Sawan, and P. K. Jain, “Suppression of common-mode input electromagnetic
interference noise in DC-DC converters using the active filtering method,” IET Trans. Power
Electron., vol. 4, no. 7, pp. 776-784, Aug. 2011.

[134]

R. Goswami, S. Wang, Y. Chu, “Design of an active differential mode current filter for a
boost power factor correction AC-DC converter,” Energy Conversion Congress and
Exposition (ECCE), pp.4375-4382, Sept. 2015.
272

[135]

D.A. Rendusara and P. N Enjeti, “An improved inverter output filter configuration reduces
common and differential modes dv/dt at the motor terminals in PWM drive systems”, IEEE
Trans. Power Electron., vol. 13, no. 6, pp.1135-1143, Nov. 1998.

[136]

Akagi, H. , Tamura, S. , “A passive EMI filter for eliminating both bearing current and
ground leakage current from an inverter-driven motor”, IEEE Trans. Power Electron, vol.
21, no. 5, pp.1459 - 1469, Sept. 2006.

[137]

X. Zhang, L. Fang, D. Dong, P. Mattavelli, and D. Boroyevich, “CM noise containment in
a DC-fed motor drive system using DM filter,” Applied Power Electronics Conference and
Exposition (APEC), pp. 1808-1813, Feb. 2012.

[138]

T. Friedli, M. Hartmann, J. W. Kolar, “The Essence of Three-Phase PFC Rectifier Systems
– Part II,” IEEE Trans. Power Electron., vol. 29, no. 2, pp. 543-560, Feb. 2014.

[139]

M. Shoyama, G. Li, and T. Ninomiya, “Balanced switching converter to reduce commonmode conducted noise,” in Proc. IEEE Power Electron. Spec. Conf. (PESC), pp. 451-456,
2001.

[140]

S. Wang, P. Kong, and F. C. Lee, “Common mode noise reduction for boost converters using
general balance technique,” in Proc. IEEE Power Electron. Spec. Conf. (PESC), pp. 1–6,
2006.

[141]

Lei Xing, Jian Sun, “ Conducted common-mode EMI reduction by impedance balancing”,
IEEE Trans. Power Electron, vol. 27,no. 3, pp.1084 - 1089, March 2012.

[142]

D. Han, W. Lee, S. Li, and B. Sarlioglu, “New method for common mode voltage
cancellation in motor drives: concept, realization, and asymmetry influence,” IEEE
Transactions on Power Electronics, vol. 33, no. 2, pp. 1188-1201, 2018.

[143]

D. Han, C. T. Morris, and B. Sarlioglu, “Common-mode voltage cancellation in PWM motor
drives with balanced inverter topology,” IEEE Transactions on Industrial Electronics, vol.
64, no. 4, pp. 2683-2688, 2017.

[144]

C. T. Morris, D. Han, and B. Sarlioglu, “Reduction of common mode voltage and conducted
EMI through three-phase inverter topology,” IEEE Transactions on Power Electronics, vol.
32, no. 3, pp. 1720-1724, 2017.

[145]

A. Julian, G. Oriti, and T. Lipo, “Elimination of common-mode voltage in three-phase
sinusoidal power converters,” IEEE Trans. Power Electron., vol. 14, no. 5, pp. 982-989,
Sep. 1999.
273

[146]

M. Baiju, K. Mohapatra, R. Kanchan, and K. Gopakumar, “A dual two-level inverter scheme
with common mode voltage elimination for an induction motor drive,” IEEE Trans. Power
Electron., vol. 19, no. 3, pp. 794-805, May 2004.

[147]

A. von Jouanne, and H. Zhang, “A dual-bridge inverter approach to eliminate common-mode
voltages and bearing and leakage currents,” IEEE Trans. Power Electron., vol. 14, no. 1, pp.
43-48, Jan. 1999.

[148]

D. Han, S. Li, W. Choi, B. Sarilogu, “Design, implementation, and evaluation of a GaNbased four-leg inverter with minimal common mode voltage generation,” IEEE Energy
Conversion Congress and Exposition (ECCE). pp. 5383-5388, Oct. 2017.

[149]

Q. Anh Le, Dong-choon Lee, “Common-mode voltage suppression based on auxiliary leg
for three-level NPC inverters,” IEEE Applied Power Electronics Conference and Exposition
(APEC). pp. 703-708, Mar. 2017.

[150]

C. Bharatiraja, R. Selvaraj, T. R. Chelliah, J. L. Munda, M. Tariq, and A. I. Maswood,
“Design and implementation of fourth arm for elimination of bearing current in NPC-MLIFed induction motor drive,” IEEE Trans. Ind. Appl., vol. 54, no. 1, pp. 745-754, Jan./Feb.
2018.

[151]

S. Chee, S. Ko, H. Kim, and S. Kul, “Common-mode voltage reduction of three-level fourleg PWM converter,” IEEE Trans. Ind. Appl., vol. 51, no. 5, pp. 4006-4016, Sep./Oct. 2015.

[152]

R. Wang, H. F. Blanchette, D. Boroyevich, and P. Mattavelli, “EMI noise attenuation
prediction with mask impedance in motor drive system,” in 2012 Twenty-Seventh Annual
IEEE Applied Power Electronics Conference and Exposition (APEC), 2012, pp. 2279-2284.

[153]

B. Sun and R. Burgos, "Assessment of switching frequency impact on the prediction
capability of common-mode EMI emissions of sic power converters using unterminated
behavioral models," in 2015 IEEE Applied Power Electronics Conference and Exposition
(APEC), 2015, pp. 1153-1160.

[154]

B. Sun, R. Burgos, X. Zhang, and D. Boroyevich, “Differential-mode EMI emission
prediction of SiC-based power converters using a mixed-mode unterminated behavioral
model,” in 2015 IEEE Energy Conversion Congress and Exposition (ECCE), 2015, pp.
4367-4374.

[155]

M. Hartmann, H. Ertl, and J. W. Kolar, “EMI Filter Design for a 1 MHz, 10 kW threephase/level PWM rectifier,” IEEE Transactions on Power Electronics, vol. 26, no. 4, pp.
274

1192-1204, 2011.
[156]

X. Gong and J. A. Ferreira, “Comparison and reduction of conducted EMI in SiC JFET and
Si IGBT- based motor drives,” IEEE Transactions on Power Electronics, vol. 29, no. 4, pp.
1757-1767, 2014.

[157]

D. Han, S. Li, Y. Wu, W. Choi, and B. Sarlioglu, "Comparative analysis on conducted CM
EMI emission of motor drives: WBG versus Si devices,” IEEE Transactions on Industrial
Electronics, vol. 64, no. 10, pp. 8353-8363, 2017.

[158]

D. Han, C. T. Morris, W. Lee, and B. Sarlioglu, “A case study on common mode
electromagnetic interference characteristics of GaN HEMT and Si MOSFET power
converters for EV/HEVs,” IEEE Transactions on Transportation Electrification, vol. 3, no.
1, pp. 168-179, 2017.

[159]

T. Kim, D. Feng, M. Jang, and V. G. Agelidis, “Common mode noise analysis for cascaded
boost converter with silicon carbide devices,” IEEE Transactions on Power Electronics, vol.
32, no. 3, pp. 1917-1926, 2017.

[160]

N. Oswald, P. Anthony, N. McNeill, and B. H. Stark, “An experimental investigation of the
tradeoff between switching losses and EMI generation with hard switched all-Si, Si-SiC, and
all-SiC device combinations," IEEE Transactions on Power Electronics, vol. 29, no. 5, pp.
2393-2407, 2014.

[161]

M. Kovacic, Z. Hanic, S. Stipetic, S. Krishnamurthy, and D. Zarko, “Analytical wideband
model of a common-mode choke," IEEE Transactions on Power Electronics, vol. 27, no. 7,
pp. 3173-3185, 2012.

[162]

J. Kuipers, H. Bruning, D. Yntema, S. Bakker, and H. Rijnaarts, “Self-capacitance and
resistive losses of saline-water-filled inductors," IEEE Transactions on Industrial
Electronics, vol. 61, no. 5, pp. 2356-2361, 2014.

[163]

A. Massarini and M. K. Kazimierczuk, “Self-capacitance of inductors,” IEEE Transactions
on Power Electronics, vol. 12, no. 4, pp. 671-676, 1997.

[164]

S. W. Pasko, M. K. Kazimierczuk, and B. Grzesik, “Self-capacitance of coupled toroid
inductor for EMI filters,” IEEE Transactions on Electromagnetic Compatibility, vol. 57, no.
2, pp. 216-223, 2015.

[165]

Q. Yu and T. W. Holmes, “Stray capacitance modeling of inductors by using the finite
element method,” in 1999 IEEE International Symposium on Electromagnetic Compatibility
275

Symposium Record (Cat. No.99CH36261), 1999, vol. 1, pp. 305-310.
[166]

H. Chen and Z. Qian, “Modeling and characterization of parasitic inductive coupling effects
on differential-mode EMI performance of a Boost converter," IEEE Transactions on
Electromagnetic Compatibility, vol. 53, no. 4, pp. 1072-1080, 2011.

[167]

A. Eroglu, “Complete modeling of toroidal inductors for high power RF applications," IEEE
Transactions on Magnetics, vol. 48, no. 11, pp. 4526-4529, 2012.

[168]

M. L. Heldwein, L. Dalessandro, and J. W. Kolar, “The three-phase common-mode inductor:
modeling and design issues,” IEEE Transactions on Industrial Electronics, vol. 58, no. 8,
pp. 3264-3274, 2011.

[169]

M. Illia, L. Koleff, and G. Griepentrog, “Non-ideal model of the common mode choke for
EMI filters,” in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC),
2017, pp. 938-944.

[170]

V. Jithesh and D. C. Pande, “A review on computational EMI modelling techniques,” in 8th
International Conference on Electromagnetic Interference and Compatibility, 2003, pp.
159-166.

[171]

J. L. Kotny, X. Margueron, and N. Idir, “High-frequency model of the coupled inductors
used in EMI filters,” IEEE Transactions on Power Electronics, vol. 27, no. 6, pp. 28052812, 2012.

[172]

F. Sixdenier, O.Yade, C. Martin, A. Bréard, and C. Vollaire, “How to include frequency
dependent complex permeability Into SPICE models to improve EMI filters design?," AIP
Advances, vol. 8, no. 5, May 2018.

[173]

Y. Liu, K. Y. See, and K. J. Tseng, “Conducted EMI prediction of the PFC converter
including nonlinear behavior of boost inductor,” IEEE Transactions on Electromagnetic
Compatibility, vol. 55, no. 6, pp. 1107-1114, 2013.

[174]

V. Ionita, B. Cranganu-Cretu, and A. Ionita, “Object-oriented software for advanced
characterization of magnetic materials,” IEEE Transactions on Magnetics, vol. 38, no. 2, pp.
1101-1104, 2002.

[175]

J. Watson, “On the nonlinearities of inductors using linear ferrite toroidal cores,” IEEE
Transactions on Magnetics, vol. 17, no. 3, pp. 1320-1325, 1981.

[176]

C. Cuellar, A. Benabou, and N. Idir, “Characterization and modeling of hysteresis for
magnetic materials used in EMI filters of power converters,” IEEE Transactions on Power
276

Electronics, vol. 29, no. 9, pp. 4911-4920, 2014.
[177]

E. Cardeffi, R. Giannetti, and B. Tellini, “Numerical characterization of dynamic hysteresis
loops and losses in soft magnetic materials," IEEE Transactions on Magnetics, vol. 41, no.
5, pp. 1540-1543, 2005.

[178]

J. Biela and J. W. Kolar, “Cooling concept for high power density magnetic devices,” in
2007 Power Conversion Conference - Nagoya, 2007, pp. 1-8.

[179]

A. Stadler, T. Stolzke, and C. Gulden, “Design and simulation of high power filter inductors
with minimized thermal resistance,” in PCIM Europe 2014, pp. 1-7.

[180]

V. Jithesh and D. C. Pande, “A review on computational EMI modelling techniques,” in 8th
International Conference on Electromagnetic Interference and Compatibility, 2003, pp.
159-166.

[181]

I. F. Kovačević, T. Friedli, A. M. Muesing, and J. W. Kolar, “3-D electromagnetic modeling
of EMI input filters,” IEEE Transactions on Industrial Electronics, vol. 61, no. 1, pp. 231242, 2014.

[182]

I. F. Kovačević, T. Friedli, A. M. Müsing, and J. W. Kolar, “3-D electromagnetic modeling
of parasitics and mutual coupling in EMI filters,” IEEE Transactions on Power Electronics,
vol. 29, no. 1, pp. 135-149, 2014.

[183]

S. Wang, F. C. Lee, and J. D. v. Wyk, “A study of integration of parasitic cancellation
techniques for EMI filter design with discrete components,” IEEE Transactions on Power
Electronics, vol. 23, no. 6, pp. 3094-3102, 2008.

[184]

R. Chen, J. D. v. Wyk, S. Wang, and W. G. Odendaal, “Application of structural winding
capacitance cancellation for integrated EMI filters by embedding conductive layers,” in IAS
Annual Meeting., 2004, vol. 4, pp. 2679-2686.

[185]

M. L. Heldwein and J. W. Kolar, “Winding capacitance cancellation for three-phase EMC
input filters,” IEEE Transactions on Power Electronics, vol. 23, no. 4, pp. 2062-2074, 2008.

[186]

S. Wang, R. Chen, J. D. V. Wyk, F. C. Lee, and W. G. Odendaal, “Developing parasitic
cancellation technologies to improve EMI filter performance for switching mode power
supplies,” IEEE Transactions on Electromagnetic Compatibility, vol. 47, no. 4, pp. 921-929,
2005.

[187]

S. Wang and F. C. Lee, “Analysis and application of parasitic capacitance cancellation
techniques for EMI suppression,” IEEE Transactions on Industrial Electronics, vol. 57, no.
277

9, pp. 3109-3117, 2010.
[188]

T. C. Neugebauer and D. J. Perreault, “Filters with inductance cancellation using printed
circuit board transformers,” in Power Electronics Specialist Conference, 2003. PESC '03.
2003 IEEE 34th Annual, 2003, vol. 1, pp. 272-282.

[189]

T. C. Neugebauer and D. J. Perreault, “Filters with inductance cancellation using printed
circuit board transformers,” IEEE Transactions on Power Electronics, vol. 19, no. 3, pp.
591-602, 2004.

[190]

S. Wang, F. C. Lee, and J. D. v. Wyk, “Integration of parasitic cancellation techniques for
EMI filter design,” IEEE Applied Power Electronics Conference and Exposition(APEC),
2008, pp. 736-742.

[191]

L. Dalessandro, F. d. S. Cavalcante, and J. W. Kolar, “Self-capacitance of high-voltage
transformers,” IEEE Transactions on Power Electronics, vol. 22, no. 5, pp. 2081-2092,
2007.

[192]

G. Grandi, M. K. Kazimierczuk, A. Massarini, and U. Reggiani, “Stray capacitances of
single-layer solenoid air-core inductors,” IEEE Transactions on Industry Applications, vol.
35, no. 5, pp. 1162-1168, 1999.

[193]

Y. Qin and T. W. Holmes, “A study on stray capacitance modeling of inductors by using the
finite element method,” IEEE Transactions on Electromagnetic Compatibility, vol. 43, no.
1, pp. 88-93, 2001.

[194]

W. Tan, X. Margueron, T. Duquesne, and N. Idir, “An improved parasitic capacitance
cancellation method for planar differential mode inductor in EMI filters,” in 7th
International Conference on Integrated Power Electronics Systems (CIPS), 2012, pp. 1-6.

[195]

P. Thummala, H. Schneider, Z. Zhang, and M. A. E. Andersen, “Investigation of transformer
winding architectures for high-voltage (2.5kV) capacitor charging and discharging
applications,” IEEE Transactions on Power Electronics, vol. 31, no. 8, pp. 5786-5796, 2016.

[196]

S. Weber, M. Schinkel, S. Guttowski, W. John, and H. Reichl, “Calculating parasitic
capacitance of three-phase common-mode chokes,” in Proc. Power Convers. Intelligent
Motion, 2005, pp. 1-6.

[197]

J. Biela and J. W. Kolar, “Using transformer parasitics for resonant converters - a review of
the calculation of the stray capacitance of transformers,” in IAS Annual Meeting. 2005, vol.
3, pp. 1868-1875.
278

[198]

Y. Maillet, R. Lai, S. Wang, F. Wang, R. Burgos, and D. Boroyevich, “High-density EMI
filter design for DC-fed motor drives,” IEEE Trans. Power Electron., vol. 25, no. 5, pp.
1163-1172, May 2010.

[199]

F. Luo, S. Wang, F. Wang, D. Boroyevich, N. Gazel, Y. Kang, and A. C. Baisden, “Analysis
of CM Volt-second influence on CM inductor saturation and design for input EMI filters in
three-phase DC-fed motor drive systems,” IEEE Trans. Power Electron., vol. 25, no. 7, pp.
1905-1914, Jul. 2010.

[200]

H. Akagi and S. Tamura, “A passive EMI filter for eliminating both bearing current and
ground leakage current from an inverter-driven motor,” IEEE Trans. Power Electron., vol.
21, no. 5, pp. 1459-1469, Sep. 2006.

[201]

H. Akagi and T. Shimizu, “Attenuation of conducted EMI emissions from an inverter-driven
motor,” IEEE Trans. Power Electron., vol. 23, no. 1, pp. 282-290, Jan. 2008.

[202]

J. Xue, F. Wang, X. Zhang, D. Boroyevich, and P. Mattavelli, “Design of output passive
EMI filter in DC-fed motor drives,” IEEE Applied Power Electronics Conference and
Exposition (APEC), pp.634-640, Feb. 2012.

[203]

F. Luo, X. Zhang, D. Boroyevich, P. Mattavelli, J. Xue, F. Wang, and N. Gazel, “On
discussion of ac and dc side EMI filters design for conducted noise suppression in dc-fed
three-phase motor drive system,” IEEE Applied Power Electronics Conference and
Exposition (APEC), pp. 667-672, Mar. 2011.

[204]

X. Zhang, D. Boroyevich, P. Mattavelli, J. Xue, and F. Wang, “EMI filter design and
optimization for both AC and DC side in a DC-fed motor drive system,” IEEE Applied
Power Electronics Conference and Exposition (APEC), pp. 597-603, 2013.

[205]

C. Gammeter, F. Krismer, and J. W. Kolar, “Weight and efficiency analysis of switched
circuit topologies for modular power electronics in MEA,” in Annual Conference of the
IEEE Industrial Electronics Society, 2016, pp. 3640-3647.

[206]

D. O. Boillat, J. W. Kolar, and J. Mu¨hlethaler, “Volume minimization of the main DM/CM
EMI filter stage of a bidirectional three-phase three-level PWM rectifier system,” IEEE
Energy Conversion Congress and Exposition (ECCE), 2013, pp. 2008-2019.

[207]

K. Raggl, T. Nussbaumer, G. Doerig, J. Biela, and J. W. Kolar, “Comprehensive design and
optimization of a high-power-density single-phase boost PFC,” IEEE Transactions on
Industrial Electronics, vol. 56, no. 7, pp. 2574-2587, 2009.
279

[208]

K. Raggl, T. Nussbaumer, and J. W. Kolar, “Guideline for a simplified differential-mode
EMI filter design,” IEEE Transactions on Industrial Electronics, vol. 57, no. 3, pp. 10311040, 2010.

[209]

A. Roc'h and F. Leferink, “Optimization of the in situ performance of common mode chokes
for power drive systems using designable parameters,” IEEE Transactions on
Electromagnetic Compatibility, vol. 60, no. 2, pp. 529-535, 2018.

[210]

F. Wang, W. Shen, D. Boroyevich, S. Ragon, V. Stefanovic, and M. Arpilliere, “Design
optimization of industrial motor drive power stage using genetic algorithms,” in Conference
Record of the IEEE Industry Applications Conference IAS Annual Meeting, 2006, vol. 5, pp.
2581-2586.

[211]

F. Wang, W. Shen, D. Boroyevich, S. Ragon, V. Stefanovic, and M. Arpilliere, “Voltage
source inverter,” IEEE Industry Applications Magazine, vol. 15, no. 2, pp. 24-33, 2009.

[212]

G. Ala et al., “Computer aided optimal design of high power density EMI filters,” IEEE
International Conference on Environment and Electrical Engineering (EEEIC), 2016, pp.
1-6.

[213]

R. Azaro, L. Ioriatti, M. Martinelli, and A. Massa, “Automatic design and optimization of
EMI filter using commercially-available components,” Electronics Letters, vol. 43, no. 6,
pp. 15-16, 2007.

[214]

B. Touré, J. L. Schanen, L. Gerbaud, T. Meynard, J. Roudet, and R. Ruelland, “EMC
modeling of drives for aircraft applications: modeling process, EMI filter optimization, and
technological choice,” IEEE Transactions on Power Electronics, vol. 28, no. 3, pp. 11451156, 2013.

[215]

D. Zhang, T. Fan, P. Ning, and X. Wen, “An automatic EMI filter design methodology for
electric vehicle application,” IEEE Energy Conversion Congress and Exposition (ECCE),
2017, pp. 4497-4503.

[216]

R. Chen, J. Niu, H. Gui, Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, D. J. Costinett,
and B. B. Choi, “Analytical analysis of ac and dc side harmonics of three-level active neutral
point clamped inverter with space vector modulation,” in Proc. IEEE Appl. Power Electron.
Conf., pp 112-119, 2019.

[217]

R. Chen, J. Niu, H. Gui, Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, D. J. Costinett,
and B. B. Choi, “Coupled inductor design for interleaved three-level active neutral point
280

clamped inverters considering EMI noise reduction,” in Proc. IEEE Appl. Power Electron.
Conf., pp 257-264, 2019.
[218]

R. Chen, J. Niu, H. Gui, Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, D. J. Costinett,
and B. B. Choi, “Modeling, analysis, and reduction of harmonics in paralleled and
interleaved three-level neutral point clamped inverters with space vector modulation,” IEEE
Trans. Power Electron., 2019, early access.

[219]

R. Chen, J. Niu, H. Gui, Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, D. J. Costinett,
and B. B. Choi, “Investigation of fourth-leg for common-mode noise reduction in three-level
neutral point clamped inverter fed motor drive,” in Proc. IEEE Appl. Power Electron. Conf.,
pp 2582-2588, 2019.

[220]

R. Chen, Z. Zhang, R. Ren, J. Niu, H. Gui F. Wang, L. M. Tolbert, D. J. Costinett, and B. J.
Blalock, “Common-mode noise reduction with impedance balancing in DC-fed motor
drives,” in Proc. IEEE Appl. Power Electron. Conf., pp 2515-2520, 2018.

[221]

Z. Zhang, C. Timms, J. Tang, R. Chen, J. Sangid, F. Wang, L. M. Tolbert, B. J. Blalock, and
D. J. Costinett, “Characterization of high-voltage high-speed switching power
semiconductors for high frequency cryogenically-cooled application,” in Proc. IEEE Appl.
Power Electron. Conf., pp 1964-1969, 2017.

[222]

H. Gui, R. Ren, Z. Zhang, R. Chen, J. Niu, F. Wang, L. M. Tolbert, D. J. Costinett, B. J.
Blalock, and B. B. Choi, “Characterization of 1.2 kV SiC power MOSFETs at cryogenic
temperatures,” in Proc. IEEE Energy Convers. Congr. Expo. pp 7010-7015, 2018.

[223]

R. Ren, H. Gui, Z. Zhang, R. Chen, J. Niu, F. Wang, L. M. Tolbert, D. J. Costinett, B. J.
Blalock, and B. B. Choi, “Characterization of 650 V enhancement GaN HEMT under
cryogenic temperature,” in Proc. IEEE Energy Convers. Congr. Expo. pp 891-897, 2018.

[224]

R. Chen, Z. Dong, Z. Zhang, H. Gui, J. Niu, R. Ren, F. Wang, L. M. Tolbert, D. J. Costinett,
B. J. Blalock, and B. B. Choi, “Core characterization and inductor design investigation at
low temperature,” in Proc. IEEE Energy Convers. Congr. Expo. pp 4218-4225, 2018.

[225]

F. Wang, et al, “MW-class cryogenically-cooled inverter for electric-aircraft applications,”
in AIAA/IEEE Electric Aircraft Technologies Symposium, pp. 1-9, 2019.

[226]

R. Chen, Z. Zhang, R. Ren, J. Niu, H. Gui F. Wang, L. M. Tolbert, D. J. Costinett, and B. J.
Blalock, “Common-mode inductor saturation analysis and design optimization based on
spectrum concept,” in Proc. IEEE Appl. Power Electron. Conf., pp 4218-4225, 2018.
281

[227]

J. S. N. T. Magambo et al., “Planar magnetic components in more electric aircraft: review
of technology and key parameters for dc-dc power electronic converter,” IEEE Transactions
on Transportation Electrification, vol. 3, no. 4, pp. 831-842, 2017.

282

Vita
Ruirui Chen received the B.S. degree from Huazhong University of Science and Technology,
Wuhan, China, and the M.S. degree from Zhejiang University, Hangzhou, China, in 2010 and 2013,
respectively. From 2013 to 2015, he was an electrical engineer at FSP-Powerland Technology Inc.,
China. He finished his Ph.D. study in electrical engineering at the Center for Ultra-wide-area
Resilient Electric Energy Transmission Networks (CURENT), the University of Tennessee,
Knoxville, in 2019.

283

